JP2005316647A5 - - Google Patents

Download PDF

Info

Publication number
JP2005316647A5
JP2005316647A5 JP2004132748A JP2004132748A JP2005316647A5 JP 2005316647 A5 JP2005316647 A5 JP 2005316647A5 JP 2004132748 A JP2004132748 A JP 2004132748A JP 2004132748 A JP2004132748 A JP 2004132748A JP 2005316647 A5 JP2005316647 A5 JP 2005316647A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004132748A
Other versions
JP2005316647A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004132748A priority Critical patent/JP2005316647A/ja
Priority claimed from JP2004132748A external-priority patent/JP2005316647A/ja
Priority to US11/111,720 priority patent/US7418688B2/en
Publication of JP2005316647A publication Critical patent/JP2005316647A/ja
Publication of JP2005316647A5 publication Critical patent/JP2005316647A5/ja
Priority to US12/219,371 priority patent/US8108809B2/en
Pending legal-status Critical Current

Links

JP2004132748A 2004-04-28 2004-04-28 集積回路の配線解析方法、論理合成方法、回路分割方法 Pending JP2005316647A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2004132748A JP2005316647A (ja) 2004-04-28 2004-04-28 集積回路の配線解析方法、論理合成方法、回路分割方法
US11/111,720 US7418688B2 (en) 2004-04-28 2005-04-22 Routing analysis method, logic synthesis method and circuit partitioning method for integrated circuit
US12/219,371 US8108809B2 (en) 2004-04-28 2008-07-21 Routing analysis method, logic synthesis method and circuit partitioning method for integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004132748A JP2005316647A (ja) 2004-04-28 2004-04-28 集積回路の配線解析方法、論理合成方法、回路分割方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009069820A Division JP4762326B2 (ja) 2009-03-23 2009-03-23 集積回路の配線解析方法

Publications (2)

Publication Number Publication Date
JP2005316647A JP2005316647A (ja) 2005-11-10
JP2005316647A5 true JP2005316647A5 (ja) 2007-03-15

Family

ID=35188522

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004132748A Pending JP2005316647A (ja) 2004-04-28 2004-04-28 集積回路の配線解析方法、論理合成方法、回路分割方法

Country Status (2)

Country Link
US (2) US7418688B2 (ja)
JP (1) JP2005316647A (ja)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7580824B1 (en) * 2005-12-21 2009-08-25 Altera Corporation Apparatus and methods for modeling power characteristics of electronic circuitry
US8127260B1 (en) 2006-11-22 2012-02-28 Cadence Design Systems, Inc. Physical layout estimator
US8370786B1 (en) * 2010-05-28 2013-02-05 Golden Gate Technology, Inc. Methods and software for placement improvement based on global routing
US8316335B2 (en) * 2010-12-09 2012-11-20 International Business Machines Corporation Multistage, hybrid synthesis processing facilitating integrated circuit layout
US8782582B1 (en) 2013-03-13 2014-07-15 Atrenta, Inc. Efficient method to analyze RTL structures that cause physical implementation issues based on rule checking and overlap analysis
US8745567B1 (en) 2013-03-14 2014-06-03 Atrenta, Inc. Efficient apparatus and method for analysis of RTL structures that cause physical congestion
JP6328974B2 (ja) 2014-03-28 2018-05-23 株式会社メガチップス 半導体装置及び半導体装置の設計手法
JP6398729B2 (ja) * 2015-01-08 2018-10-03 株式会社ソシオネクスト 設計支援装置、および設計支援方法
DE102017127276A1 (de) * 2017-08-30 2019-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Standardzellen und abwandlungen davon innerhalb einer standardzellenbibliothek
CN112347732B (zh) * 2020-11-27 2024-08-06 北京百瑞互联技术股份有限公司 一种集成电路分层走线规划方法、装置、存储介质及设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3904620B2 (ja) 1995-03-07 2007-04-11 株式会社ルネサステクノロジ 自動配置配線装置
JPH0945776A (ja) 1995-07-27 1997-02-14 Toshiba Corp 半導体論理集積回路のレイアウト設計法
JPH10116915A (ja) 1996-08-21 1998-05-06 Matsushita Electric Ind Co Ltd Ｌｓｉの配線長推定方法および面積推定方法
US6209123B1 (en) * 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US7065729B1 (en) * 1998-10-19 2006-06-20 Chapman David C Approach for routing an integrated circuit
US6611951B1 (en) * 2000-11-30 2003-08-26 Lsi Logic Corporation Method for estimating cell porosity of hardmacs
JP4723740B2 (ja) * 2001-03-14 2011-07-13 富士通株式会社 密度一様化配置問題の最適解探索方法および密度一様化配置問題の最適解探索プログラム
US6578183B2 (en) * 2001-10-22 2003-06-10 Silicon Perspective Corporation Method for generating a partitioned IC layout
JP2003242190A (ja) 2002-02-21 2003-08-29 Hitachi Ltd 半導体集積回路のフロアプラン方法
JP4078123B2 (ja) * 2002-06-05 2008-04-23 株式会社ルネサステクノロジ フロアプラニング装置
US7225116B2 (en) * 2002-08-20 2007-05-29 Cadence Design Systems, Inc. Method for eliminating routing congestion in an IC layout
US7200827B1 (en) * 2003-05-14 2007-04-03 Apex Design Systems, Inc. Chip-area reduction and congestion alleviation by timing-and-routability-driven empty-space propagation
US7073149B2 (en) * 2004-03-03 2006-07-04 Xilinx, Inc. System for representing the logical and physical information of an integrated circuit

Similar Documents

Publication Publication Date Title
BE2018C045I2 (ja)
BE2017C027I2 (ja)
BE2017C023I2 (ja)
BE2017C002I2 (ja)
BE2016C067I2 (ja)
BE2015C038I2 (ja)
BE2015C066I2 (ja)
BE2015C014I2 (ja)
BE2014C064I2 (ja)
BE2014C063I2 (ja)
BE2014C010I2 (ja)
BE2015C065I2 (ja)
BE2012C025I2 (ja)
BRPI0518216C1 (ja)
BRPI0515516B8 (ja)
BE2016C042I2 (ja)
BE2015C033I2 (ja)
BE2014C002I2 (ja)
IN2006DE05676A (ja)
JP2005021683A5 (ja)
JP2005342203A5 (ja)
BRPI0508029A (ja)
JP2005092858A5 (ja)
JP2005316647A5 (ja)
BRPI0508026A (ja)