JP2005301949A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005301949A5 JP2005301949A5 JP2004129735A JP2004129735A JP2005301949A5 JP 2005301949 A5 JP2005301949 A5 JP 2005301949A5 JP 2004129735 A JP2004129735 A JP 2004129735A JP 2004129735 A JP2004129735 A JP 2004129735A JP 2005301949 A5 JP2005301949 A5 JP 2005301949A5
- Authority
- JP
- Japan
- Prior art keywords
- area
- storage means
- stored
- microcomputer
- control program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Claims (4)
前記記憶手段の記憶領域として、当該マイクロコンピュータが搭載される機器の全体を制御する総合制御プログラムが記憶される第１領域と、その総合制御プログラムに応じて前記機器の各機能を個別に制御する個別制御プログラムが記憶される第２領域とを設け、この第１領域および第２領域のいずれにおいても所定のアドレスに対する他の領域からの命令に基づくアクセスを許容し、残りのアドレスに対する他の領域からの命令に基づくアクセスを禁止する監視部構成と、前記記憶手段に記憶された初期設定プログラムによって前記第１領域および第２領域のそれぞれに対し、監視部において他の領域からの命令に基づくアクセスの禁止を有効とするか無効とするかを切換指定するための切換手段とを有することを特徴とするマイクロコンピュータ。 In a microcomputer provided with storage means inside,
As a storage area of the storage means, a first area in which a comprehensive control program for controlling the entire device on which the microcomputer is mounted is stored, and each function of the device is individually controlled in accordance with the comprehensive control program A second area in which the individual control program is stored, and in either of the first area and the second area , an access based on a command from another area with respect to a predetermined address is permitted, and the other areas for the remaining addresses a monitoring unit configured to prohibit access based on the instruction from, against each of the first and second regions by the initial setting program stored in the storage means, based on the monitoring unit to the instruction from the other area access Switching means for designating whether to prohibit or invalidate Computer.
前記記憶手段の記憶領域が複数の領域に区分され、他の領域からの読出し命令に基づく他の領域に記憶されているデータの読出し処理を禁止する読出禁止手段と、前記記憶手段に記憶された初期設定プログラムによって前記各領域のそれぞれに対し、読出禁止手段の動作を有効とするか無効とするかを切換指定するための切換手段とを設けたことを特徴とするマイクロコンピュータ。 In a microcomputer provided with storage means inside,
A storage area of the storage means is divided into a plurality of areas, read prohibiting means for prohibiting reading processing of data stored in another area based on a read command from another area, and stored in the storage means A microcomputer comprising switching means for switching and designating whether the operation of the read prohibiting means is valid or invalid for each of the areas by an initial setting program .
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004129735A JP4669666B2 (en) | 2004-03-19 | 2004-04-26 | Microcomputer |
| CNB2005100717509A CN100361097C (en) | 2004-03-19 | 2005-03-18 | Microcomputer |
| KR1020050022666A KR100699639B1 (en) | 2004-03-19 | 2005-03-18 | Microcomputer |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004081266 | 2004-03-19 | ||
| JP2004129735A JP4669666B2 (en) | 2004-03-19 | 2004-04-26 | Microcomputer |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005301949A JP2005301949A (en) | 2005-10-27 |
| JP2005301949A5 true JP2005301949A5 (en) | 2007-05-17 |
| JP4669666B2 JP4669666B2 (en) | 2011-04-13 |
Family
ID=35067525
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004129735A Expired - Fee Related JP4669666B2 (en) | 2004-03-19 | 2004-04-26 | Microcomputer |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP4669666B2 (en) |
| KR (1) | KR100699639B1 (en) |
| CN (1) | CN100361097C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102385556B (en) * | 2011-11-08 | 2014-11-26 | 聚辰半导体(上海)有限公司 | Serial nonvolatile memory and method for cancelling write-protect of memory |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4930578B1 (en) * | 1970-09-30 | 1974-08-14 | ||
| JP3485940B2 (en) * | 1992-03-31 | 2004-01-13 | 株式会社東芝 | Virtual storage control device and method |
| JPH09160831A (en) * | 1995-12-08 | 1997-06-20 | Hitachi Ltd | Information processor |
| JPH10228421A (en) * | 1997-02-14 | 1998-08-25 | Nec Ic Microcomput Syst Ltd | Memory access control circuit |
| JPH10240623A (en) * | 1997-02-28 | 1998-09-11 | Nec Corp | Micro computer with read protection function |
| JPH11110294A (en) * | 1997-10-01 | 1999-04-23 | Toshiba Corp | Microcomputer and information processor |
| JPH11305807A (en) * | 1998-04-23 | 1999-11-05 | Fanuc Ltd | Programmable controller |
| US6615324B1 (en) * | 2000-01-07 | 2003-09-02 | Cygnal Integrated Products, Inc. | Embedded microprocessor multi-level security system in flash memory |
| US7162735B2 (en) * | 2000-07-18 | 2007-01-09 | Simplex Major Sdn.Bhd | Digital data protection arrangement |
| JP3654165B2 (en) * | 2000-09-21 | 2005-06-02 | 日本電気株式会社 | Library linking method applied to a computer system and recording medium recording the program |
| JP2002117381A (en) * | 2000-10-05 | 2002-04-19 | Dainippon Printing Co Ltd | Ic card |
| JP2002342164A (en) * | 2001-05-22 | 2002-11-29 | Hitachi Ltd | Storage device, data processor, and method for controlling storing part |
| US7321957B2 (en) * | 2003-10-24 | 2008-01-22 | Intel Corporation | Debugging a trusted component in a system |
-
2004
- 2004-04-26 JP JP2004129735A patent/JP4669666B2/en not_active Expired - Fee Related
-
2005
- 2005-03-18 CN CNB2005100717509A patent/CN100361097C/en not_active Expired - Fee Related
- 2005-03-18 KR KR1020050022666A patent/KR100699639B1/en not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012198811A5 (en) | Memory system, nonvolatile storage device, control method of nonvolatile storage device, and program | |
| JP2008192266A5 (en) | ||
| JP2005158040A5 (en) | ||
| JP2007334852A5 (en) | ||
| CA2522122A1 (en) | System and method for automatically saving memory contents of a data processing device on power failure | |
| JP2014160450A (en) | Data storage device and writing method | |
| JP2008033788A5 (en) | ||
| JP2006114206A5 (en) | ||
| JP2007058840A5 (en) | ||
| JP2003044351A5 (en) | ||
| MY121835A (en) | Non-volatile memory storing address control table data formed of logical addresses and physical addresses | |
| GB2463220A (en) | Cache memory having configurable associativity | |
| CA2469682A1 (en) | Cache operation with non-cache memory | |
| CN101174458A (en) | Non-volatile memory device and method for setting configuration information thereof | |
| WO2009130671A8 (en) | Multiprocessing circuit with cache circuits that allow writing to not previously loaded cache lines | |
| JP2006293760A5 (en) | ||
| JP2005222383A5 (en) | ||
| JP2001222468A5 (en) | ||
| JP2009282920A (en) | Cache memory device | |
| JP2005301949A5 (en) | ||
| JP2005174315A5 (en) | ||
| US10621098B2 (en) | Computing device and non-volatile dual in-line memory module that evict and prefetch data with respect to memories having different operating speeds | |
| JP2004030517A5 (en) | ||
| JP2006072905A5 (en) | ||
| JP2008023377A5 (en) |