JP2005276926A - Printed circuit board - Google Patents
Printed circuit board Download PDFInfo
- Publication number
- JP2005276926A JP2005276926A JP2004084984A JP2004084984A JP2005276926A JP 2005276926 A JP2005276926 A JP 2005276926A JP 2004084984 A JP2004084984 A JP 2004084984A JP 2004084984 A JP2004084984 A JP 2004084984A JP 2005276926 A JP2005276926 A JP 2005276926A
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- printed circuit
- fine particles
- fluororesin
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Laminated Bodies (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
本発明は、例えばミリ波用アンテナなどのように、高周波帯域の電波を使用する各種電子機器の配線基板として用いられるプリント回路基板に関する。 The present invention relates to a printed circuit board used as a wiring board of various electronic devices using radio waves in a high frequency band, such as a millimeter wave antenna.
この種のプリント回路基板では、基板の誘電率が小さいほどその回路の信号伝送速度が速く、誘電正接が小さいほど伝送損失が小さい。したがって、高周波用電子機器の基板として、従来より誘電率と誘電正接の小さいフッ素樹脂を使用したプリント回路基板が多用されている。 In this type of printed circuit board, the smaller the dielectric constant of the board, the faster the signal transmission speed of the circuit, and the smaller the dielectric loss tangent, the smaller the transmission loss. Therefore, a printed circuit board using a fluororesin having a smaller dielectric constant and dielectric loss tangent has been widely used as a substrate for high-frequency electronic devices.
上記のフッ素樹脂を使用したプリント回路基板としては、ガラスクロス等の織布にフッ素樹脂を含浸させてなるプリプレグを使用し、このプリプレグの外面に銅箔等の金属箔による所定の回路パターンを形成したものが知られている。このプリプレグは、ガラスクロス等の織布に対するフッ素樹脂の含浸割合を高めることで、基板の誘電率や誘電正接を低くすることが可能である。しかしながら、上記の誘電率を例えば2.2以下にするには上記のフッ素樹脂の含浸割合を91.5重量%以上に高める必要があり、それにはフッ素樹脂の含浸工程を複数に亙って繰り返す必要がある。このため、フッ素樹脂の含浸割合が高いプリプレグを得るのは容易でなく、プリント回路基板を安価に実施できない問題があった。 As a printed circuit board using the above fluororesin, a prepreg made by impregnating a fluororesin into a woven cloth such as glass cloth is used, and a predetermined circuit pattern is formed on the outer surface of the prepreg by a metal foil such as a copper foil. Is known. This prepreg can reduce the dielectric constant and dielectric loss tangent of the substrate by increasing the impregnation ratio of the fluororesin to the woven fabric such as glass cloth. However, in order to reduce the dielectric constant to, for example, 2.2 or less, it is necessary to increase the impregnation ratio of the fluororesin to 91.5% by weight or more. For this purpose, the fluororesin impregnation step is repeated over a plurality of times. There is a need. For this reason, it is not easy to obtain a prepreg having a high impregnation ratio of the fluororesin, and there is a problem that the printed circuit board cannot be implemented at a low cost.
そこで従来、フッ素樹脂の中でも材料自体の誘電率が最も低いポリテトラフルオロエチレン樹脂(PTFE)のシートを使用して、基板の誘電率や誘電正接を低く抑えたプリント回路基板が提案されている(例えば、特許文献1参照。)。
Therefore, conventionally, a printed circuit board has been proposed in which a polytetrafluoroethylene resin (PTFE) sheet having the lowest dielectric constant among the fluororesins is used and the dielectric constant and dielectric loss tangent of the board are kept low ( For example, see
即ち、この従来技術は、フッ素樹脂シートの少なくとも片面側に、フッ素樹脂を含浸保持させたガラスクロスからなるプリプレグを配設して、このフッ素樹脂シートとプリプレグとにより絶縁層を形成してあり、上記のプリプレグの外面に金属箔よりなる導電体層を形成して、この導電体層に所定の回路パターンを形成してある。この従来技術では絶縁層の形成がよういであり安価に実施できるうえ、基板全体におけるフッ素樹脂の比率を容易に高めることができ、例えばミリ波帯域(20GHz〜30GHz)の電波を使用する携帯電話等の機器にも対応できるように、誘電率を2.2以下に設定できる利点がある。 That is, in this prior art, a prepreg made of a glass cloth impregnated and held with a fluororesin is disposed on at least one side of the fluororesin sheet, and an insulating layer is formed by the fluororesin sheet and the prepreg. A conductor layer made of a metal foil is formed on the outer surface of the prepreg, and a predetermined circuit pattern is formed on the conductor layer. In this prior art, it seems that the insulating layer can be formed at a low cost, and the ratio of the fluororesin in the whole substrate can be easily increased. For example, a cellular phone using a radio wave in the millimeter wave band (20 GHz to 30 GHz) There is an advantage that the dielectric constant can be set to 2.2 or less so that it can be applied to other devices.
上記の従来技術では、上記のフッ素樹脂シートを厚くして基板全体に占めるフッ素樹脂の割合を高めることにより、基板の誘電率を低くすることができる。しかし、フッ素樹脂のなかでも、特に誘電率の低いPTFEにあってはメッキの付着強度が低いことから、このプリント基板に形成したスルーホールにメッキ処理を行うと、上記のフッ素樹脂シートの部分でスルーホールメッキが付着しなかったり、付着強度が弱く剥離し易いなどの問題があり、特にフッ素樹脂シートが厚くなるとその影響が大きく、導通不良を生じ易くなる問題があった。 In the above prior art, the dielectric constant of the substrate can be lowered by increasing the ratio of the fluororesin to the entire substrate by increasing the thickness of the fluororesin sheet. However, among PTFE, especially PTFE with a low dielectric constant, the adhesion strength of plating is low. Therefore, when plating is performed on the through holes formed in this printed circuit board, the above fluororesin sheet portion There is a problem that the through-hole plating does not adhere, or the adhesion strength is weak and easy to peel off. In particular, when the fluororesin sheet is thick, the influence is large, and there is a problem that poor conduction is likely to occur.
本発明は上記の問題点を解消し、誘電率や誘電正接を低く抑えながら安価に実施でき、しかもスルーホールメッキの付着強度を高めて導通不良の発生を低減できる、プリント回路基板を提供することを技術的課題とする。 An object of the present invention is to provide a printed circuit board that solves the above-mentioned problems, can be implemented at low cost while keeping the dielectric constant and dielectric loss tangent low, and can increase the adhesion strength of through-hole plating and reduce the occurrence of conduction failure. Is a technical issue.
本発明は上記課題を解決するために、例えば、本発明の実施の形態を示す図1と図2に基づいて説明すると、次のように構成したものである。
即ち、本発明はプリント回路基板に関し、フッ素樹脂シート(2)を含む絶縁層(4)と、その絶縁層(4)の少なくとも片面に形成した導電体層(8)とを備えるプリント回路基板であって、上記のフッ素樹脂シート(2)に、無機材料からなる微粒子(11)を15重量%以下の範囲で含有させたことを特徴とする。
In order to solve the above-described problems, the present invention is configured as follows, for example, based on FIG. 1 and FIG. 2 showing an embodiment of the present invention.
That is, the present invention relates to a printed circuit board, which comprises an insulating layer (4) including a fluororesin sheet (2) and a conductor layer (8) formed on at least one side of the insulating layer (4). In the fluororesin sheet (2), fine particles (11) made of an inorganic material are contained in an amount of 15% by weight or less.
上記のフッ素樹脂シートは無機微粒子を含有していることから、このプリント回路基板にスルーホールを形成すると、このスルーホールの内面に無機微粒子が露出する。この結果、このスルーホールをメッキ処理すると、このフッ素樹脂シートの部分において、メッキが上記の無機微粒子を介してスルーホールの内面へ良好に付着する。 Since the fluororesin sheet contains inorganic fine particles, when a through hole is formed in the printed circuit board, the inorganic fine particle is exposed on the inner surface of the through hole. As a result, when the through hole is plated, the plating adheres well to the inner surface of the through hole through the inorganic fine particles in the fluororesin sheet portion.
上記の無機微粒子は、一般に上記のフッ素樹脂に比べて誘電率が大きいため、含有量が増加すると基板全体の誘電率も上昇する。例えばフッ素樹脂シートに対する無機微粒子の含有量が20重量%程度になると誘電率が2.4よりも大きくなり、高周波用プリント回路基板には適さなくなる。そこで、上記の無機微粒子の含有量は15重量%以下に設定され、好ましくは12重量%以下、より好ましくは10重量%以下に設定される。なお、無機微粒子の含有量を過剰に少なくすると、メッキの付着強度が弱まるので、この無機微粒子の含有量は好ましくは1重量%以上、より好ましくは5重量%以上に設定される。 The inorganic fine particles generally have a dielectric constant larger than that of the fluororesin, so that when the content increases, the dielectric constant of the entire substrate also increases. For example, when the content of the inorganic fine particles with respect to the fluororesin sheet is about 20% by weight, the dielectric constant becomes larger than 2.4, which is not suitable for a high-frequency printed circuit board. Therefore, the content of the inorganic fine particles is set to 15% by weight or less, preferably 12% by weight or less, more preferably 10% by weight or less. If the content of the inorganic fine particles is excessively reduced, the adhesion strength of the plating is weakened. Therefore, the content of the inorganic fine particles is preferably set to 1% by weight or more, more preferably 5% by weight or more.
上記の無機微粒子は粒状のほか短繊維状等であってもよい。この無機微粒子の材質は、メッキの付着強度が強ければよく、誘電率の低い材質が好ましいが、なかでもガラスピーズ、ガラスフィラメント、中空ガラスビーズなどは、誘電率が低いうえ安価に実施できるので、より好ましい。 The inorganic fine particles may be granular or short fiber. The material of the inorganic fine particles only needs to have high adhesion strength of plating, and a material having a low dielectric constant is preferable, but glass peas, glass filaments, hollow glass beads, etc. are low in dielectric constant and can be implemented at low cost. More preferred.
上記の導電体層としては、銅箔が最も好ましく使用されるが、アルミニウムや鉄、ステンレス、ニッケルなどの金属もしくはそれらの合金箔なども使用することができる。 As the conductor layer, a copper foil is most preferably used, but a metal such as aluminum, iron, stainless steel, nickel, or an alloy foil thereof can also be used.
上記のフッ素樹脂シートを含む絶縁層は、フッ素樹脂を含浸保持させたガラスクロスからなるプリプレグを含んでいても良い。また、上記の絶縁層と導電体層との間には、この導電体層が絶縁層へ良好に接合するように、テトラフルオロエチレン・パーフルオロアルキルビニルエーテル共重合体(PFA)などのフッ素樹脂からなる接着層を必要に応じて設けてもよい。 The insulating layer including the fluororesin sheet may include a prepreg made of a glass cloth impregnated and held with a fluororesin. Further, between the insulating layer and the conductive layer, a fluororesin such as tetrafluoroethylene / perfluoroalkyl vinyl ether copolymer (PFA) is used so that the conductive layer is satisfactorily bonded to the insulating layer. An adhesive layer may be provided as necessary.
上記のフッ素樹脂シートの厚さは特に限定されないが、通常、50〜300μmに設定される。このフッ素樹脂シートに用いるフッ素樹脂は特定の種類に限定されず、PTFE、PFA、テトラフルオロエチレン・ヘキサフルオロプロピレン・パーフルオロアルキルビニルエーテル共重合体(FEPPFA)、FEP、ポリクロロトリフルオロエチレン(PCTFE)、フッ化ビニリデン樹脂(PVDF)、フッ化ビニル樹脂(PVF)、エチレン・テトラフルオロエチレン共重合体(ETFE)、エチレン・クロロトリフルオロエチレン共重合体(ECTFE)などが使用でき、これらを単独または複数種類を混合して使用することができるが、これらの中でも、誘電率や誘電正接が低く、耐熱性、耐薬品性などに優れるPTFEが好ましい。 Although the thickness of said fluororesin sheet | seat is not specifically limited, Usually, it sets to 50-300 micrometers. The fluororesin used for this fluororesin sheet is not limited to a specific type, PTFE, PFA, tetrafluoroethylene / hexafluoropropylene / perfluoroalkyl vinyl ether copolymer (FEPPFA), FEP, polychlorotrifluoroethylene (PCTFE) , Vinylidene fluoride resin (PVDF), vinyl fluoride resin (PVF), ethylene / tetrafluoroethylene copolymer (ETFE), ethylene / chlorotrifluoroethylene copolymer (ECTFE), etc. can be used alone or A plurality of types can be used as a mixture, but among these, PTFE having a low dielectric constant and dielectric loss tangent and excellent heat resistance, chemical resistance and the like is preferable.
本発明は上記のように構成され作用することから、次の効果を奏する。 Since the present invention is configured and operates as described above, the following effects can be obtained.
(1) 上記のフッ素樹脂シートは無機微粒子を含有しているので、このプリント基板に形成したスルーホールにメッキ処理を行うと、上記のフッ素樹脂シートの部分において、メッキが上記の無機微粒子を介してスルーホールの内面へ良好に付着する。この結果、スルーホール内面へのメッキの付着力を高めてメッキの剥離を防止でき、スルーホールでの導通不良の発生を低減することができる。 (1) Since the fluororesin sheet contains inorganic fine particles, when plating is performed on the through holes formed in the printed circuit board, the plating passes through the inorganic fine particles in the fluororesin sheet portion. It adheres well to the inner surface of the through hole. As a result, the adhesion of the plating to the inner surface of the through hole can be increased to prevent the peeling of the plating, and the occurrence of poor conduction in the through hole can be reduced.
(2) しかも上記の無機微粒子の含有量を15重量%以下に設定してあるので、プリント回路基板全体の誘電率や誘電正接を低く抑えることができるうえ、上記の無機微粒子はフッ素樹脂シートへ均一に分散した状態で含有させればよく、高周波用に好適なプリント回路基板を安価に実施することができる。 (2) Moreover, since the content of the above-mentioned inorganic fine particles is set to 15% by weight or less, the dielectric constant and dielectric loss tangent of the entire printed circuit board can be kept low, and the above-mentioned inorganic fine particles are added to the fluororesin sheet. What is necessary is just to contain in the state disperse | distributed uniformly, and the printed circuit board suitable for high frequency can be implemented at low cost.
以下、本発明の実施の形態を図面に基づき説明する。
図1は本発明の第1実施形態を示し、図1(a)はプリント回路基板の断面構造図であり、図1(b)は図1(a)のB部の拡大断面図である。
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
FIG. 1 shows a first embodiment of the present invention, FIG. 1 (a) is a sectional structural view of a printed circuit board, and FIG. 1 (b) is an enlarged sectional view of a portion B of FIG. 1 (a).
図1(a)に示すように、このプリント回路基板(1)は、PTFE樹脂シート(2)の両面にそれぞれ2枚のプリプレグ(3)を配置して絶縁層(4)が形成してある。上記のプリプレグ(3)は、図1(b)に示すように、ガラスクロス(5)にPTFEなどのフッ素樹脂(6)を含浸保持させたものである。 As shown in FIG. 1 (a), this printed circuit board (1) has an insulating layer (4) formed by disposing two prepregs (3) on both sides of a PTFE resin sheet (2). . The prepreg (3) is obtained by impregnating and holding a fluororesin (6) such as PTFE in a glass cloth (5) as shown in FIG. 1 (b).
上記の絶縁層(4)の外側には、PFAからなる接着層(7)を介して銅箔からなる導電体層(8)が形成してあり、この導電体層(8)に所定の回路パターンが形成してある。またこのプリント回路基板(1)には、必要箇所にスルーホール(9)が形成してあり、このスルーホール(9)の内面に銅のメッキ層(10)が形成してある。 A conductor layer (8) made of copper foil is formed outside the insulating layer (4) via an adhesive layer (7) made of PFA, and a predetermined circuit is formed on the conductor layer (8). A pattern is formed. In the printed circuit board (1), through holes (9) are formed at necessary portions, and a copper plating layer (10) is formed on the inner surface of the through holes (9).
上記のPTFE樹脂シート(2)には、ガラスビーズ等からなる無機微粒子(11)が分散混合してある。このPTFE樹脂シート(2)に対する無機微粒子(11)の含有量は、15重量%以下、例えば10重量%程度に設定されている。上記スルーホール(9)のうち、このPTFE樹脂シート(2)に形成された部分の内面にはこの無機微粒子(11)の一部が露出しており、このため上記の銅メッキ層(10)がこの無機微粒子(11)を介してスルーホール(9)の内面に良好に付着している。 In the PTFE resin sheet (2), inorganic fine particles (11) made of glass beads or the like are dispersed and mixed. The content of the inorganic fine particles (11) with respect to the PTFE resin sheet (2) is set to 15% by weight or less, for example, about 10% by weight. A part of the inorganic fine particles (11) is exposed on the inner surface of the part formed in the PTFE resin sheet (2) in the through hole (9). For this reason, the copper plating layer (10) Is well adhered to the inner surface of the through hole (9) through the inorganic fine particles (11).
上記の第1実施形態では、PTFE樹脂シート(2)の両面にそれぞれ2枚のプリプレグ(3)を配置して絶縁層(4)を形成したが、本発明ではプリプレグの積層枚数は1枚や3枚以上であってもよく、さらにはプリプレグを省略することも可能である。 In the first embodiment, two prepregs (3) are arranged on both sides of the PTFE resin sheet (2) to form the insulating layer (4). However, in the present invention, the number of prepregs stacked is one or Three or more sheets may be used, and the prepreg may be omitted.
即ち、図2に示す第2実施形態では、無機微粒子(11)を分散混合したPTFE樹脂シート(2)単体で絶縁層(4)が形成してあり、この絶縁層(4)の外側に、上記の第1実施形態と同様、PFAからなる接着層(7)を介して銅箔からなる導電体層(8)が形成してある。この第2実施形態のプリント回路基板(1)は、プリプレグを省略してあるので安価に実施できるうえ、上記の第1実施形態と同様、スルーホール(9)の内面に無機微粒子(11)の一部が露出しているので、銅メッキ層(10)が良好に付着している。 That is, in the second embodiment shown in FIG. 2, the insulating layer (4) is formed of a single PTFE resin sheet (2) in which inorganic fine particles (11) are dispersed and mixed, and outside the insulating layer (4), Similar to the first embodiment, a conductor layer (8) made of copper foil is formed through an adhesive layer (7) made of PFA. Since the prepreg is omitted, the printed circuit board (1) of the second embodiment can be implemented at low cost, and the inorganic fine particles (11) are formed on the inner surface of the through hole (9) as in the first embodiment. Since a part is exposed, the copper plating layer (10) adheres well.
次に、上記の第1実施形態において、無機微粒子の含有量を変化させたときの、誘電率とスルーホール内面でのメッキ付着性について測定した。使用したPTFE樹脂シートは厚さが150μmであり、これにガラスビーズを分散混合させた。なお、上記のプリプレグはフッ素樹脂含有量が91.5重量%のものを用いた。測定結果のうち、メッキの付着性についてはスルーホールでの導通不良率から判定した。これらの測定結果を図3の物性比較表に示す。 Next, in the first embodiment, the dielectric constant and the plating adhesion on the inner surface of the through hole when the content of the inorganic fine particles was changed were measured. The PTFE resin sheet used had a thickness of 150 μm, and glass beads were dispersed and mixed therein. The prepreg used was a fluorine resin content of 91.5% by weight. Among the measurement results, the adhesion of the plating was determined from the conduction failure rate in the through hole. The measurement results are shown in the physical property comparison table of FIG.
上記の測定結果から明らかなように、PTFE樹脂シートに無機微粒子(ガラスビーズ)を含有させていない比較例1にあっては、スルーホールでの導通不良率が大きい問題点があり、また、PTFE樹脂シートに無機微粒子を20重量%含有させた比較例2にあっては、誘電率が2.4よりも大きく、高周波用のプリント回路基板として適さない問題があった。これに対し、PTFE樹脂シートに無機微粒子を1〜15重量%含有させた実施例1〜5にあっては、いずれも誘電率が2.4以下であり、スルーホールでの導通不良率を低く抑えることができた。 As is apparent from the above measurement results, Comparative Example 1 in which the inorganic fine particles (glass beads) are not contained in the PTFE resin sheet has a problem that the conduction failure rate at the through hole is large, and PTFE In Comparative Example 2 in which 20% by weight of inorganic fine particles were contained in the resin sheet, there was a problem that the dielectric constant was larger than 2.4, which was not suitable as a printed circuit board for high frequency. On the other hand, in Examples 1 to 5 in which 1 to 15% by weight of inorganic fine particles are contained in the PTFE resin sheet, the dielectric constant is 2.4 or less, and the conduction failure rate in the through hole is low. I was able to suppress it.
上記の各実施形態では、フッ素樹脂シートを1枚のみ使用したプリント回路基板について説明した。しかしながら、上記の実施形態で説明したプリント回路基板は、本発明の技術的思想を具体化するために例示したものであり、絶縁層や導電体層の材質、寸法、形状、積層枚数などをこれらの実施形態のものに限定するものではなく、本発明の特許請求の範囲内において種々の変更を加え得るものである。 In each of the above embodiments, a printed circuit board using only one fluororesin sheet has been described. However, the printed circuit board described in the above embodiment is exemplified for embodying the technical idea of the present invention, and the material, dimensions, shape, number of layers, etc. of the insulating layer and the conductor layer are described. The present invention is not limited to the embodiment described above, and various modifications can be made within the scope of the claims of the present invention.
例えば、上記の各実施形態では1枚のフッ素樹脂シートを用いたが、本発明では複数のフッ素樹脂シートを積層して用いてもよい。また、上記の実施形態では導電体層をプリント回路基板の両面に形成したが、本発明のプリント回路基板は導電体層を片面にのみ形成してもよく、或いは、導電体層をプリント回路基板の内部にも備える多層プリント回路基板であってもよい。 For example, although one fluororesin sheet is used in each of the above embodiments, a plurality of fluororesin sheets may be laminated and used in the present invention. In the above embodiment, the conductor layer is formed on both sides of the printed circuit board. However, the printed circuit board of the present invention may be formed only on one side, or the conductor layer may be formed on the printed circuit board. It may be a multilayer printed circuit board that is also provided in the inside.
本発明のプリント回路基板は、誘電率や誘電正接を低く抑えながら安価に実施でき、しかもスルーホールメッキの付着強度を高めて導通不良の発生を低減できるので、携帯通信機器や送受信機器において高周波帯で使用されるミリ波用アンテナ部品や、ICパッケージ等の半導体の高密度配線、測定機器等の小形の配線板などの、高周波プリント配線に好適に利用される。 The printed circuit board of the present invention can be implemented at a low cost while keeping the dielectric constant and dielectric loss tangent low, and also can increase the adhesion strength of through-hole plating to reduce the occurrence of conduction failure, so that it can be used in portable communication devices and transmission / reception devices. It is suitably used for high-frequency printed wiring such as millimeter-wave antenna components used in the semiconductor, high-density wiring of semiconductors such as IC packages, and small wiring boards such as measuring instruments.
1…プリント回路基板
2…フッ素樹シート(PTFE樹脂シート)
4…絶縁層
8…導電体層
11…無機微粒子
1 ... Printed
4 ... Insulating
11… Inorganic fine particles
Claims (3)
上記のフッ素樹脂シート(2)に、無機材料からなる微粒子(11)を15重量%以下の範囲で含有させたことを特徴とする、プリント回路基板。 A printed circuit board comprising an insulating layer (4) including a fluororesin sheet (2) and a conductor layer (8) formed on at least one side of the insulating layer (4),
A printed circuit board, wherein the fluororesin sheet (2) contains fine particles (11) made of an inorganic material in an amount of 15% by weight or less.
The printed circuit board according to claim 1 or 2, wherein the fluororesin sheet (2) is a PTFE resin sheet.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004084984A JP2005276926A (en) | 2004-03-23 | 2004-03-23 | Printed circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004084984A JP2005276926A (en) | 2004-03-23 | 2004-03-23 | Printed circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2005276926A true JP2005276926A (en) | 2005-10-06 |
Family
ID=35176290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004084984A Pending JP2005276926A (en) | 2004-03-23 | 2004-03-23 | Printed circuit board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2005276926A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015196673A1 (en) * | 2014-06-26 | 2015-12-30 | 京东方科技集团股份有限公司 | Pcb board and electronic apparatus |
-
2004
- 2004-03-23 JP JP2004084984A patent/JP2005276926A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015196673A1 (en) * | 2014-06-26 | 2015-12-30 | 京东方科技集团股份有限公司 | Pcb board and electronic apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0160439B1 (en) | Improved printed circuit board | |
US6500529B1 (en) | Low signal loss bonding ply for multilayer circuit boards | |
US11744014B2 (en) | Flexible circuit board | |
US8198551B2 (en) | Power core for use in circuitized substrate and method of making same | |
KR100417951B1 (en) | Printed wiring board and prepreg for printed wiring board | |
JP4260789B2 (en) | Method of using printed circuit board for millimeter wave band communication | |
JP2587596B2 (en) | Circuit board connecting material and method for manufacturing multilayer circuit board using the same | |
JP2009164582A (en) | Lightweight circuit board with conductivity constraining core | |
WO2012161162A1 (en) | High-frequency circuit substrate | |
US10383215B2 (en) | Radio-frequency printed circuit board and wiring material | |
WO2014199981A1 (en) | Insulated covered wire and multi-wire wiring board | |
EP4190131A1 (en) | Dielectric substrate and method of forming the same | |
WO2020066145A1 (en) | Low dielectric substrate material | |
JP2018160636A (en) | High-frequency substrate | |
JP2001358415A (en) | Printed circuit board | |
EP4190132A1 (en) | Copper-clad laminate and method of forming the same | |
KR102390263B1 (en) | Bonding sheet and flexible printed circuit board | |
JP2005276926A (en) | Printed circuit board | |
JP3614396B2 (en) | Method of using fluororesin substrate for millimeter wave band communication and fluororesin substrate for millimeter wave band communication | |
JPH0946012A (en) | Low dielectric constant flexible wiring board | |
US20150053475A1 (en) | Multi layered printed circuit board | |
JP2005273100A (en) | Fiber-made paper sheet and printed circuit board and method for producing the same | |
JP2012244056A (en) | Method for manufacturing fluororesin substrate | |
US20230143088A1 (en) | Planar antenna board | |
US20010025726A1 (en) | Circuit board and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061107 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061227 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070313 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070511 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070731 |