JP2005223018A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2005223018A
JP2005223018A JP2004027209A JP2004027209A JP2005223018A JP 2005223018 A JP2005223018 A JP 2005223018A JP 2004027209 A JP2004027209 A JP 2004027209A JP 2004027209 A JP2004027209 A JP 2004027209A JP 2005223018 A JP2005223018 A JP 2005223018A
Authority
JP
Japan
Prior art keywords
package
semiconductor device
dust
opening
side wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004027209A
Other languages
Japanese (ja)
Inventor
Koji Nose
幸之 野世
Eizo Fujii
栄造 藤井
Yutaka Harada
豊 原田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2004027209A priority Critical patent/JP2005223018A/en
Publication of JP2005223018A publication Critical patent/JP2005223018A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device capable of removing dust even if it is found in the opening of a package before shipping. <P>SOLUTION: The semiconductor device 25 comprises a package 1 having an opening 2 defined by the bottom face 5 and the sidewall 4 arranged to surround the bottom face 5, a plurality of lead terminals 7 provided to extend from the inside of the sidewall 4 of the package 1 toward the outside thereof, a semiconductor element 8 secured to the bottom face 5 of the package 1, a conductor 11 for connecting each lead 7 with the semiconductor element 8, and a dust-proof film 19 provided to cover the opening 2 of the package 1. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、撮像機能あるいは受光機能を有する半導体素子が塔載されたパッケージにおいて、防塵膜や防塵蓋を備えた半導体装置に関する。   The present invention relates to a semiconductor device provided with a dustproof film and a dustproof lid in a package on which a semiconductor element having an imaging function or a light receiving function is mounted.

図11は従来の半導体装置25Eの構成を示す斜視図であり、図12は図13に示す面JJに沿った断面図である。従来の半導体装置25Eの構造は主剤のエポキシ樹脂、硬化剤のフェノール樹脂、アミン系の硬化促進剤、離型ワックス、カーボンブラック、密着剤、シリカ微粒を混合した充填剤等を所定比で混合した樹脂で形成されている。   FIG. 11 is a perspective view showing a configuration of a conventional semiconductor device 25E, and FIG. 12 is a cross-sectional view taken along a plane JJ shown in FIG. The structure of the conventional semiconductor device 25E is a mixture of a main component epoxy resin, a curing agent phenol resin, an amine curing accelerator, a release wax, carbon black, an adhesive, a filler mixed with silica fine particles, etc. in a predetermined ratio. It is made of resin.

半導体装置25Eは、開口2の内部に設けられたパッケージ1の底面5と、底面5より上方周囲に設けた内部端子6と、パッケージ1に形成される樹脂部の外囲側壁4およびその外囲上面3と、パッケージ1の外囲側壁4の外壁から延在し所定の形状に成形された外部端子7とを備えた樹脂製のパッケージ1と、パッケージ1の底面5に熱硬化型樹脂からなる固着物12で取り付けられた撮像機能を有する半導体素子8と、半導体素子8の主面9上の周辺に設けられている電極端子10と、中空型の樹脂製パッケージ1の内部端子6と電極端子10を接続する導体11と、パッケージ1の外囲上面3に熱或いは紫外線もしくは両者の性能を有する封着物24で防塵や防湿を目的としたガラス板23を封着する構成物で構成されていた(特許文献1参照)。
特開平11−54543号公報(第5頁、図7)
The semiconductor device 25E includes a bottom surface 5 of the package 1 provided in the opening 2, an internal terminal 6 provided in the periphery above the bottom surface 5, an outer peripheral side wall 4 of the resin portion formed in the package 1, and an outer periphery thereof. A resin package 1 having an upper surface 3 and external terminals 7 extending from the outer wall of the surrounding side wall 4 of the package 1 and molded into a predetermined shape, and a bottom surface 5 of the package 1 is made of a thermosetting resin. A semiconductor element 8 having an imaging function attached by a fixed object 12, an electrode terminal 10 provided around the main surface 9 of the semiconductor element 8, an internal terminal 6 and an electrode terminal of the hollow resin package 1 10, and a structure in which a glass plate 23 for dustproof and moistureproof purposes is sealed with a sealing material 24 having the performance of heat, ultraviolet light, or both on the outer peripheral upper surface 3 of the package 1. (Patent text Reference 1).
JP-A-11-54543 (5th page, FIG. 7)

しかしながら、従来の構成ではガラス板23をパッケージ1の外囲上面3に取り付ける場合、ガラス板23とパッケージ1の外囲上面3との間に紫外線や加熱により硬化する接着物24を塗布して接着を行う。従って、接着の際に誤ってパッケージ1の開口2内に塵埃や水分が取込まれると、その段階で高付加価値状態の半導体装置が不良になり、製造コストや顧客への出荷計画に重大な打撃を被るだけでなく、パッケージ1の開口2内に塵埃や水分が取込まれ無かったとしても、出荷時の輸送形態も防塵防湿のために過剰な対応が強いられる。   However, in the conventional configuration, when the glass plate 23 is attached to the outer peripheral surface 3 of the package 1, an adhesive 24 that is cured by ultraviolet rays or heating is applied between the glass plate 23 and the outer peripheral surface 3 of the package 1. I do. Therefore, if dust or moisture is mistakenly taken into the opening 2 of the package 1 at the time of bonding, the semiconductor device in a high value-added state becomes defective at that stage, which is crucial for manufacturing costs and customer shipping plans. In addition to being hit, even if dust or moisture is not taken into the opening 2 of the package 1, the transport mode at the time of shipment is forced to be excessively responsive to dust and moisture.

また、半導体装置が光学的性能を求めるものであるため、撮像機能を有する半導体素子8の光路に光学情報を妨げる物体を介在させると物体の透過率(介在物の厚さ、入射光波長の影響を受ける)に起因する半導体感度特性が劣化するという課題を有していた。また、光学特性を劣化させないためにガラス板には高価な高平坦カバーガラスを使用する必要があった。   In addition, since the semiconductor device requires optical performance, if an object that obstructs optical information is interposed in the optical path of the semiconductor element 8 having an imaging function, the transmittance of the object (the influence of the thickness of the inclusion and the incident light wavelength) In other words, there is a problem that the semiconductor sensitivity characteristic caused by Further, in order not to deteriorate the optical characteristics, it is necessary to use an expensive high flat cover glass for the glass plate.

本発明の目的は、出荷前にパッケージ開口内の塵埃が発見されても塵埃を除去することができる半導体装置を提供することにある。   An object of the present invention is to provide a semiconductor device capable of removing dust even if dust in a package opening is found before shipment.

本発明に係る半導体装置は、底面と前記底面を囲むように配置された側壁とによって開口が形成されたパッケージと、前記パッケージの前記側壁の内側から外側に向かって延在するように設けられた複数のリード端子と、前記パッケージの前記底面に固定された半導体素子と、各リード端子と前記半導体素子とを接続するための導体と、前記パッケージの開口を覆うように設けられた防塵膜とを具備することを特徴とする。   A semiconductor device according to the present invention is provided so that an opening is formed by a bottom surface and a side wall disposed so as to surround the bottom surface, and the package extends from the inside to the outside of the side wall of the package. A plurality of lead terminals, a semiconductor element fixed to the bottom surface of the package, a conductor for connecting each lead terminal and the semiconductor element, and a dust-proof film provided to cover the opening of the package It is characterized by comprising.

本発明によれば、出荷前にパッケージ開口部内の塵埃が発見されても塵埃を除去することができる半導体装置を提供することができる。   ADVANTAGE OF THE INVENTION According to this invention, even if the dust in a package opening part is discovered before shipment, the semiconductor device which can remove dust can be provided.

本実施の形態に係る半導体装置においては、パッケージの開口を覆うように防塵膜が設けられている。このため、半導体装置の出荷前にパッケージ開口部内の塵埃が発見されても着脱可能な防塵膜を除去して塵埃を除去した後、再度蓋をすることで良品にすることができる。   In the semiconductor device according to the present embodiment, a dustproof film is provided so as to cover the opening of the package. For this reason, even if dust in the package opening is found before shipment of the semiconductor device, the removable dustproof film is removed to remove the dust, and then the lid is covered again to make it non-defective.

この実施の形態では、前記防塵膜と前記側壁の上面との間に形成された粘着剤をさらに具備することが好ましい。   In this embodiment, it is preferable to further include an adhesive formed between the dust-proof film and the upper surface of the side wall.

前記防塵膜は、前記パッケージの開口を密閉するように設けられていることが好ましい。   It is preferable that the dust-proof film is provided so as to seal the opening of the package.

前記防塵膜は、前記側壁の表面の少なくとも一部を覆うように設けられていることが好ましい。   The dust-proof film is preferably provided so as to cover at least a part of the surface of the side wall.

前記防塵膜の一端は、前記側壁の上面において折り返されていることが好ましい。   It is preferable that one end of the dust-proof film is folded back on the upper surface of the side wall.

前記防塵膜は、前記パッケージの前記開口において凸形状と凹形状との何れかをなしていることが好ましい。   The dust-proof film preferably has a convex shape or a concave shape in the opening of the package.

前記粘着剤は、紫外線と熱とのいずれかに反応して粘着強度が低下する特性を有していることが好ましい。   The pressure-sensitive adhesive preferably has a characteristic that the pressure-sensitive adhesive strength is lowered by reacting with either ultraviolet light or heat.

以下、図面を参照して本発明の実施の形態を説明する。   Embodiments of the present invention will be described below with reference to the drawings.

(実施の形態1)
図1は実施の形態1に係る防塵膜を除いた半導体装置25の構成を示す斜視図であり、図2は実施の形態1に係る半導体装置25の構成を示す斜視図であり、図3は図2に示す面AAに沿った断面図である。
(Embodiment 1)
1 is a perspective view showing the configuration of the semiconductor device 25 excluding the dust-proof film according to the first embodiment, FIG. 2 is a perspective view showing the configuration of the semiconductor device 25 according to the first embodiment, and FIG. FIG. 3 is a cross-sectional view along a plane AA shown in FIG. 2.

半導体装置25は、底面5と底面5を囲むように配置された外囲側壁4とによって開口2が形成された直方体形状のパッケージ1を備えている。パッケージ1には、外囲側壁4の内側から外側に向かって延在するように設けられた複数のリード端子7が設けられている。パッケージ1の底面5には、半導体素子8が固着物12によって固定されている。   The semiconductor device 25 includes a rectangular parallelepiped package 1 in which an opening 2 is formed by a bottom surface 5 and an outer side wall 4 arranged so as to surround the bottom surface 5. The package 1 is provided with a plurality of lead terminals 7 provided so as to extend from the inside to the outside of the surrounding side wall 4. A semiconductor element 8 is fixed to the bottom surface 5 of the package 1 by a fixed object 12.

半導体素子8の主面9における周縁には、複数の電極端子10が設けられている。各リード端子7の外囲側壁4の内側における端部は、内部端子6を形成しており、内部端子6は電極端子10と導体11によって接続されている。   A plurality of electrode terminals 10 are provided on the periphery of the main surface 9 of the semiconductor element 8. An end of each lead terminal 7 on the inner side of the surrounding side wall 4 forms an internal terminal 6, and the internal terminal 6 is connected to the electrode terminal 10 and the conductor 11.

パッケージ1の外囲側壁4の上面3には、粘着物27が施された防塵膜19が、パッケージ1の開口2を密閉するように全面を覆って配置されている。防塵膜19は、その一端に図示しない取っ手を設けることで防塵膜19の剥離が容易になる。防塵膜19の外囲側壁4の上面3への接着は押圧もしくは加熱押圧することで行われる。また、前記防塵膜19は基材と粘着物27との2層で構成され、それぞれの代表的な厚みが基材層は150μm粘着物27は20μmであるがこれにこだわるものではない。   On the upper surface 3 of the outer peripheral side wall 4 of the package 1, a dustproof film 19 provided with an adhesive 27 is disposed so as to cover the entire surface so as to seal the opening 2 of the package 1. The dustproof film 19 can be easily peeled off by providing a handle (not shown) at one end thereof. Adhesion of the dust-proof film 19 to the upper surface 3 of the outer peripheral side wall 4 is performed by pressing or heating and pressing. The dust-proof film 19 is composed of two layers of a base material and an adhesive material 27, and the representative thickness of each of the base material layer is 150 μm and the adhesive material 27 is 20 μm.

以上のように本実施の形態によれば、パッケージ1の開口2を覆うように防塵膜19が設けられている。このため、半導体装置25の出荷前にパッケージ1の開口2内の塵埃が発見されても着脱可能な防塵膜19を除去して塵埃を除去した後、再度蓋をすることで良品にすることができる。   As described above, according to the present embodiment, the dust-proof film 19 is provided so as to cover the opening 2 of the package 1. For this reason, even if dust in the opening 2 of the package 1 is found before shipment of the semiconductor device 25, the removable dustproof film 19 is removed to remove the dust, and then the lid is closed again to make it non-defective. it can.

図4は、実施の形態1に係る他の半導体装置25Aの構成を示す斜視図である。図1〜図3を参照して前述した実施の形態1に係る半導体装置25の構成要素と同一の構成要素には同一の参照符号を付している。従って、これらの構成要素の詳細な説明は省略する。   FIG. 4 is a perspective view showing a configuration of another semiconductor device 25A according to the first embodiment. The same components as those of the semiconductor device 25 according to the first embodiment described above with reference to FIGS. 1 to 3 are denoted by the same reference numerals. Therefore, detailed description of these components is omitted.

パッケージ1は上面に開口2が形成されており、開口2内には撮像機能を有する半導体素子8、半導体素子8が固着物12で固定設置される底面5、底面5周辺に配置される内部端子6、内部端子6と半導体素子8の主面9周辺の電極端子10を接続する導体11を備え、パッケージ1は外囲側壁4を備え、外囲側壁4には内部端子6とつながり外囲側壁4を通して延在する外部端子7を備えている。   An opening 2 is formed on the top surface of the package 1. In the opening 2, a semiconductor element 8 having an imaging function, a bottom surface 5 on which the semiconductor element 8 is fixed and fixed by a fixed object 12, and an internal terminal disposed around the bottom surface 5. 6, a conductor 11 for connecting the internal terminal 6 and the electrode terminal 10 around the main surface 9 of the semiconductor element 8 is provided. The package 1 includes an outer peripheral side wall 4. The outer peripheral side wall 4 is connected to the inner terminal 6 and the outer peripheral side wall. 4 is provided with an external terminal 7 extending through 4.

そしてパッケージ1の外囲上面3には少なくとも外囲上面3と対応する接続部18に粘着物27が施された防塵膜19Aがパッケージ1の開口部2を密閉するように全面を覆い、さらに図4に示すように、防塵膜19Aの片端もしくは両端は外囲上面3を越える寸法に配置される。防塵膜19Aの外囲上面3への接続は押圧もしくは加熱押圧することで行われる。また、防塵膜19Aは基材と粘着物27との2層で構成され、それぞれの代表的な厚みが基材層は150μm粘着層は20μmであるがこれにこだわるものではない。   The outer surface 3 of the package 1 covers the entire surface so that a dust-proof film 19A having an adhesive 27 applied to at least the connecting portion 18 corresponding to the outer surface 3 covers the opening 2 of the package 1. As shown in FIG. 4, one end or both ends of the dustproof film 19 </ b> A are disposed so as to exceed the outer surface 3. The dust-proof film 19A is connected to the outer peripheral surface 3 by pressing or heating and pressing. The dust-proof film 19A is composed of two layers of a base material and an adhesive 27, and the representative thickness of each of the base material layer is 150 μm and the adhesive layer is 20 μm.

図5は実施の形態1に係るさらに他の半導体装置25Bの構成を示す斜視図であり、図6は図5に示す面A“A”に沿った断面図である。パッケージ1は上面に開口2が形成されており、開口2内には撮像機能を有する半導体素子8と、半導体素子8が固着物12で固定設置される底面5と、底面5の周辺に配置される内部端子6と、内部端子6と半導体素子8の主面9周辺の電極端子10を接続する導体11とを備え、パッケージ1は外囲側壁4を備え、外囲側壁4には内部端子6とつながり、外囲側壁4を通して延在する外部端子7を備えている。   FIG. 5 is a perspective view showing a configuration of still another semiconductor device 25B according to the first embodiment, and FIG. 6 is a cross-sectional view taken along the plane A “A” shown in FIG. An opening 2 is formed on the top surface of the package 1, and the semiconductor element 8 having an imaging function, the bottom surface 5 on which the semiconductor element 8 is fixed and fixed by a fixed object 12, and the periphery of the bottom surface 5 are disposed in the opening 2. An internal terminal 6, and a conductor 11 that connects the internal terminal 6 and the electrode terminal 10 around the main surface 9 of the semiconductor element 8. The package 1 includes an outer peripheral side wall 4, And an external terminal 7 extending through the outer side wall 4.

そしてパッケージ1の外囲上面3には少なくとも外囲上面3と対応する接続部18に粘着物27が施された防塵膜19Bがパッケージ1の開口2を密閉するように全面を覆い、さらに防塵膜19Bの片端は外囲上面3を越える寸法に配置され、端を折り返して外囲上面3を越える寸法に設けられる。防塵膜19Bの外囲上面3への接続は押圧もしくは加熱押圧することで行われる。また、防塵膜19Bは基材と粘着物27の2層で構成され、それぞれの代表的な厚みが基材層は150μm粘着層は20μmであるがこれにこだわるものではない。   The outer surface 3 of the package 1 covers the entire surface so that the opening 2 of the package 1 is sealed with a dust-proof film 19B in which an adhesive 27 is applied to at least the connecting portion 18 corresponding to the outer surface 3 and further the dust-proof film. One end of 19 </ b> B is disposed so as to exceed the outer peripheral surface 3, and the end is folded back so as to exceed the outer peripheral surface 3. The dust-proof film 19B is connected to the outer peripheral surface 3 by pressing or heating and pressing. The dust-proof film 19B is composed of two layers of a base material and an adhesive 27, and the representative thickness of each of the base material layer is 150 μm and the adhesive layer is 20 μm.

上記構成において、粘着物27は例えば紫外線や熱に反応して硬化し、粘着強度が低下して防塵膜19Bの剥離を容易とするものであって構わない。粘着材27は、例えばアクリル、エポキシ、ウレタンおよびPETの単独または重合体、高分子化合物、あるいはこれらに光反応開始剤を添加したものであってよい。   In the above configuration, the adhesive 27 may be cured in response to, for example, ultraviolet rays or heat, and the adhesive strength may be reduced to facilitate the peeling of the dust-proof film 19B. The adhesive material 27 may be, for example, acrylic, epoxy, urethane and PET alone or a polymer, a polymer compound, or a material obtained by adding a photoreaction initiator to these.

かかる図4から図5の構成によれば、パッケージ1の内部に塔載された半導体素子8の主面9を含む開口2の清浄と防塵膜19の外囲上面3への貼付け面側の清浄を行った後、清浄雰囲気で速やかに防塵膜19A、19Bと外囲上面3を接続することでパッケージ1の開口2内に塵埃を取込む心配が無く、装置への組込み直前に紫外線照射あるいは加熱により粘着膜27の粘着強度を低下させて防塵膜19を剥離することで、出荷から装置への組込み直前まで塵埃に対する管理が不要となるばかりでなく、高価なカバーガラス板23も不要になり、組立て後の管理が容易な安価で高感度の撮像機能を備える半導体装置25A、25Bを実現することが出来る。   4 to 5, the cleaning of the opening 2 including the main surface 9 of the semiconductor element 8 mounted inside the package 1 and the cleaning of the dust-proof film 19 on the outer surface 3 are performed. After performing the process, the dust-proof films 19A and 19B and the outer surface 3 are quickly connected in a clean atmosphere, so that there is no fear of taking dust into the opening 2 of the package 1, and ultraviolet irradiation or heating immediately before incorporation into the apparatus. By reducing the adhesive strength of the adhesive film 27 and peeling off the dust-proof film 19, it becomes unnecessary not only to manage dust from shipping to immediately before installation in the apparatus, but also the expensive cover glass plate 23 is unnecessary. It is possible to realize the semiconductor devices 25A and 25B having an inexpensive and highly sensitive imaging function that can be easily managed after assembly.

なお、図4、5の構成とすることで、防塵膜19A、19Bの端部が外囲上面3を越えて形成されているため、該端部をつかんで剥がすことが容易になる。   4 and 5, since the end portions of the dustproof films 19A and 19B are formed beyond the outer peripheral upper surface 3, it is easy to grasp and remove the end portions.

なお、実施の形態1としてパッケージ1の外形にデュアルライン型を用いた例を説明したが、本発明はこれに限定されない。クワッド型、ノンリード型、ボールグリッド型およびランドグリッド型を用いても良い。また、パッケージ1の材料は成形樹脂、積層樹脂基板、セラミックおよび型ガラスを用いても良い。さらに、防塵膜19、19Aおよび19Bは柔軟性を有する有機膜、あるいは金属膜または薄板ガラスを用いても良い。   In addition, although the example which used the dual line type | mold for the external shape of the package 1 was demonstrated as Embodiment 1, this invention is not limited to this. A quad type, a non-lead type, a ball grid type, and a land grid type may be used. The material of the package 1 may be a molded resin, a laminated resin substrate, ceramic, and mold glass. Further, the dustproof films 19, 19A and 19B may be made of an organic film having flexibility, a metal film, or thin glass.

(実施の形態2)
図7は実施の形態2に係る半導体装置25Cの構成を示す斜視図であり、図8は図7に示す面BBに沿った断面図である。図1〜図3を参照して前述した実施の形態1に係る半導体装置25の構成要素と同一の構成要素には同一の参照符号を付している。従って、これらの構成要素の詳細な説明は省略する。
(Embodiment 2)
FIG. 7 is a perspective view showing the configuration of the semiconductor device 25C according to the second embodiment, and FIG. 8 is a cross-sectional view taken along the plane BB shown in FIG. The same components as those of the semiconductor device 25 according to the first embodiment described above with reference to FIGS. 1 to 3 are denoted by the same reference numerals. Therefore, detailed description of these components is omitted.

パッケージ1は上面に開口2が形成されており、開口2内には撮像機能を有する半導体素子8、半導体素子8が固着物12で固定設置される底面5、底面5周辺に配置される内部端子6、内部端子6と半導体素子8の主面9周辺の電極端子10を接続する導体11を備え、パッケージ1は外囲側壁4を備え、外囲側壁4には内部端子6とつながり外囲側壁4を通して延在する外部端子7を備えている。   An opening 2 is formed on the top surface of the package 1. In the opening 2, a semiconductor element 8 having an imaging function, a bottom surface 5 on which the semiconductor element 8 is fixed and fixed by a fixed object 12, and an internal terminal disposed around the bottom surface 5. 6, a conductor 11 for connecting the internal terminal 6 and the electrode terminal 10 around the main surface 9 of the semiconductor element 8 is provided. The package 1 includes an outer peripheral side wall 4. The outer peripheral side wall 4 is connected to the inner terminal 6 and the outer peripheral side wall. 4 is provided with an external terminal 7 extending through 4.

そしてパッケージ1の外囲上面3には、上方に向かって隆起してその内部に空間部14を有する防塵蓋20が取付けられる。外囲上面3に接続される防塵蓋20の接続部18は、狭い接続面を有しており、この接続面の近傍には粘着物が施されている。防塵蓋20の外囲上面3への接続は押圧もしくは加熱押圧することで行われる。接続後の防塵蓋20を除去するために、防塵蓋20の接続部18の一部に剥離容易性を考慮して取っ手20Pが設けられている。この防塵蓋20の厚みは150μmであるが、この厚みにこだわるものではない。   A dust-proof lid 20 that protrudes upward and has a space portion 14 is attached to the outer peripheral upper surface 3 of the package 1. The connecting portion 18 of the dustproof lid 20 connected to the outer peripheral surface 3 has a narrow connecting surface, and an adhesive is applied in the vicinity of the connecting surface. The dust-proof lid 20 is connected to the outer upper surface 3 by pressing or heating and pressing. In order to remove the dustproof lid 20 after the connection, a handle 20P is provided on a part of the connecting portion 18 of the dustproof lid 20 in consideration of ease of peeling. The thickness of the dustproof lid 20 is 150 μm, but this thickness is not particular.

図9は実施の形態2に係る他の半導体装置25Dの構成を示す斜視図であり、図10は図9に示す面B‘B’に沿った断面図である。図1〜図3を参照して前述した実施の形態1に係る半導体装置25の構成要素と同一の構成要素には同一の参照符号を付している。従って、これらの構成要素の詳細な説明は省略する。   FIG. 9 is a perspective view showing a configuration of another semiconductor device 25D according to the second embodiment, and FIG. 10 is a cross-sectional view taken along a plane B′B ′ shown in FIG. The same components as those of the semiconductor device 25 according to the first embodiment described above with reference to FIGS. 1 to 3 are denoted by the same reference numerals. Therefore, detailed description of these components is omitted.

パッケージ1は上面に開口2が形成されており、開口2内には撮像機能を有する半導体素子8、半導体素子8が固着物12で固定設置される底面5、底面5周辺に配置される内部端子6、内部端子6と半導体素子8の主面9周辺の電極端子10を接続する導体11を備え、パッケージ1は外囲側壁4を備え、外囲側壁4には内部端子6とつながり外囲側壁4を通して延在する外部端子7を備えている。   An opening 2 is formed on the top surface of the package 1. In the opening 2, a semiconductor element 8 having an imaging function, a bottom surface 5 on which the semiconductor element 8 is fixed and fixed by a fixed object 12, and an internal terminal disposed around the bottom surface 5. 6, a conductor 11 for connecting the internal terminal 6 and the electrode terminal 10 around the main surface 9 of the semiconductor element 8 is provided. The package 1 includes an outer peripheral side wall 4. The outer peripheral side wall 4 is connected to the inner terminal 6 and the outer peripheral side wall. 4 is provided with an external terminal 7 extending through 4.

そしてパッケージ1の外囲上面3には上方に隆起してその内部に空間部14を有する防塵蓋20Aが取付けられる。外囲上面3に接続される防塵蓋20Aの接続部18Aは、外囲上面3において外側に向かって広がるL字型形状をしており、広い接着面を有し接続面近傍は粘着物27が施されている。防塵蓋20Aの外囲上面3への接続は押圧もしくは加熱押圧することで行われる。接続後の防塵蓋20Aを除去するために、防塵蓋20Aの接続部18Aの一部に剥離容易性を考慮して取っ手20Pが設けられている。この防塵蓋20Aの厚みは150μmであるが、この厚みにこだわるものではない。   A dustproof lid 20 </ b> A that protrudes upward and has a space portion 14 is attached to the outer peripheral upper surface 3 of the package 1. The connecting portion 18A of the dustproof lid 20A connected to the outer surface 3 has an L-shape that spreads outward on the outer surface 3 and has a wide adhesive surface, and the adhesive 27 is in the vicinity of the connecting surface. It has been subjected. The dust-proof lid 20A is connected to the outer upper surface 3 by pressing or heating and pressing. In order to remove the dustproof lid 20A after the connection, a handle 20P is provided on a part of the connecting portion 18A of the dustproof lid 20A in consideration of ease of peeling. The thickness of the dustproof lid 20A is 150 μm, but this thickness is not particular.

図11は実施の形態2に係るさらに他の半導体装置25Eの構成を示す斜視図であり、図12は図10に示す面B“B”に沿った断面図である。図1〜図3を参照して前述した実施の形態1に係る半導体装置25の構成要素と同一の構成要素には同一の参照符号を付している。従って、これらの構成要素の詳細な説明は省略する。   FIG. 11 is a perspective view showing a configuration of still another semiconductor device 25E according to the second embodiment, and FIG. 12 is a cross-sectional view taken along a plane B “B” shown in FIG. The same components as those of the semiconductor device 25 according to the first embodiment described above with reference to FIGS. 1 to 3 are denoted by the same reference numerals. Therefore, detailed description of these components is omitted.

パッケージ1は上面に開口2が形成されており、開口2内には撮像機能を有する半導体素子8、半導体素子8が固着物12で固定設置される底面5、底面5周辺に配置される内部端子6、内部端子6と半導体素子8の主面9周辺の電極端子10を接続する導体11を備え、パッケージ1は外囲側壁4を備え、外囲側壁4には内部端子6とつながり外囲側壁4を通して延在する外部端子7を備えている。   An opening 2 is formed on the top surface of the package 1. In the opening 2, a semiconductor element 8 having an imaging function, a bottom surface 5 on which the semiconductor element 8 is fixed and fixed by a fixed object 12, and an internal terminal disposed around the bottom surface 5. 6, a conductor 11 for connecting the internal terminal 6 and the electrode terminal 10 around the main surface 9 of the semiconductor element 8 is provided. The package 1 includes an outer peripheral side wall 4. The outer peripheral side wall 4 is connected to the inner terminal 6 and the outer peripheral side wall. 4 is provided with an external terminal 7 extending through 4.

そしてパッケージ1の外囲上面3には外囲上面3とその周辺を除いて開口2に沈む形状をなす防塵蓋33が取付けられる。外囲上面3に接続される防塵蓋23の接続部18Bは広い接着面を有し接続面近傍は粘着物27が施されている。防塵蓋33の外囲上面3への接続は押圧もしくは加熱押圧することで行われる。接続後の防塵蓋33を除去するために、防塵蓋33の接続部18Bの一部に剥離容易性を考慮して取っ手23Pが設けられている。この防塵蓋33の厚みは150μmであるが、この厚みにこだわるものではない。   A dust-proof lid 33 having a shape that sinks into the opening 2 except for the outer peripheral upper surface 3 and its periphery is attached to the outer peripheral upper surface 3 of the package 1. The connecting portion 18B of the dustproof lid 23 connected to the outer upper surface 3 has a wide adhesive surface, and an adhesive 27 is applied in the vicinity of the connecting surface. The dustproof lid 33 is connected to the outer upper surface 3 by pressing or heating and pressing. In order to remove the dust-proof lid 33 after connection, a handle 23P is provided on a part of the connecting portion 18B of the dust-proof lid 33 in consideration of ease of peeling. The thickness of the dustproof lid 33 is 150 μm, but this thickness is not particular.

上記構成において、粘着物27は例えば紫外線や熱に反応して硬化し、粘着強度が低下して防塵膜20、20Aおよび33の剥離を容易とするものであって構わない。粘着材27は、例えばアクリル、エポキシ、ウレタンおよびPETの単独または重合体、高分子化合物、あるいはこれらに光反応開始剤を添加したものであってよい。   In the above configuration, the adhesive 27 may be cured in response to ultraviolet light or heat, for example, and the adhesive strength may be reduced to facilitate the peeling of the dustproof films 20, 20 </ b> A, and 33. The adhesive material 27 may be, for example, acrylic, epoxy, urethane and PET alone or a polymer, a polymer compound, or a material obtained by adding a photoreaction initiator to these.

かかる図7から図12に示す構成によれば、パッケージ1の内部に塔載された半導体素子8の主面9を含む開口2の清浄と防塵蓋20、20Aおよび33の外囲上面3への貼付け面側の清浄を行った後、清浄雰囲気で速やかに防塵蓋20、20Aおよび33と外囲上面3を接続することでパッケージ1の開口2内に塵埃を取込む心配が全く無くなる。このため、装置への組込み直前に紫外線照射あるいは加熱により粘着膜27の粘着強度を低下させて防塵蓋20、20Aおよび33を剥離することで、出荷から装置への組込み直前まで塵埃に対する管理が不要となるばかりでなく、高価なカバーガラス板23が不要になり、組立て後の管理が容易な安価で高感度の撮像機能を備える半導体装置を実現することが出来る。   According to the configuration shown in FIGS. 7 to 12, the opening 2 including the main surface 9 of the semiconductor element 8 mounted inside the package 1 is cleaned, and the dust-proof covers 20, 20 </ b> A and 33 are placed on the outer upper surface 3. After cleaning the affixing side, the dust-proof covers 20, 20A and 33 and the outer peripheral surface 3 are quickly connected in a clean atmosphere, so that there is no fear of taking dust into the opening 2 of the package 1. For this reason, it is not necessary to manage dust from shipping to immediately before incorporation into the device by peeling the dustproof lids 20, 20A and 33 by reducing the adhesive strength of the adhesive film 27 by ultraviolet irradiation or heating immediately before incorporation into the device. In addition, an expensive cover glass plate 23 is not required, and a low-cost and high-sensitivity imaging function that can be easily managed after assembly can be realized.

なお、図7に示す構成では、防塵蓋20が上に凸であるため保持しやすく着脱が容易である。また図9に示す構成では、防塵蓋20Aの接続部18Aの面積が広いため接着時の接着強度を高めることができる。また図11に示す構成では、高さを最小限に抑えることが可能であるといった特徴を有している。   In addition, in the structure shown in FIG. 7, since the dust-proof cover 20 is convex upward, it is easy to hold | maintain and attachment / detachment is easy. Moreover, in the structure shown in FIG. 9, since the area of the connection part 18A of the dust-proof lid 20A is large, the adhesive strength at the time of adhesion can be increased. Further, the configuration shown in FIG. 11 has a feature that the height can be minimized.

また、防塵蓋20、20Aおよび33は金属あるいは樹脂で形成され、洗浄を行って再利用することが可能である。ここで、防塵蓋は金属あるいは樹脂に限定されるものではなく、繰り返し洗浄に耐えられるものであれば、他のものであって構わない。   The dustproof lids 20, 20A and 33 are made of metal or resin and can be reused after being cleaned. Here, the dustproof lid is not limited to metal or resin, but may be any other as long as it can withstand repeated cleaning.

なお、実施の形態2としてパッケージ1の外形にデュアルライン型を用いた例を説明したがクワッド型、ノンリード型、ボールグリッド型およびランドグリッド型を用いても良い。また、パッケージ1の材料は成形樹脂、積層樹脂基板、セラミックおよび型ガラスを用いても良い。さらに、防塵蓋20、20Aおよび33に有機膜、金属膜および薄板ガラスを用いても良い。   In addition, although the example which used the dual line type | mold for the external shape of the package 1 was demonstrated as Embodiment 2, you may use a quad type | mold, a non-lead type | mold, a ball grid type, and a land grid type. The material of the package 1 may be a molded resin, a laminated resin substrate, ceramic, and mold glass. Further, an organic film, a metal film, and a thin glass plate may be used for the dust cover 20, 20A and 33.

以上のように、従来の撮像装置のカメラモジュールへの組込みにおいて、製品の出荷から顧客での装置への組込み迄の間、塵埃に関する管理を慎重に行われなければならなかったが、実施の形態1および2に係る半導体装置によれば、製品出荷から装置の組込み寸前までその管理を必要とせず、実装寸前に清浄雰囲気中で防塵膜や防塵蓋を取り外し、そのまま装置に組込むことが出来て、さらにパッケージ内部で発見された塵埃も除去することが出来、歩留りの向上を図ることができる。   As described above, in the incorporation of the conventional imaging device into the camera module, the dust management must be carefully performed from the shipment of the product to the incorporation into the device by the customer. According to the semiconductor device according to 1 and 2, it is not necessary to manage it from product shipment to just before installation of the device. Further, dust found inside the package can be removed, and the yield can be improved.

また、実施の形態1および2に係る構造を有する半導体装置は、高価な高平坦ガラス板を取付けずに装置に組込むために、光学的特性も良好なものが得られる。   In addition, since the semiconductor device having the structure according to the first and second embodiments is incorporated into the device without attaching an expensive high flat glass plate, one having good optical characteristics can be obtained.

本発明は、撮像機能あるいは受光機能を有する半導体素子が塔載されたパッケージに適用することができる。   The present invention can be applied to a package on which a semiconductor element having an imaging function or a light receiving function is mounted.

実施の形態1に係る防塵膜を除いた半導体装置の構成を示す斜視図である。1 is a perspective view showing a configuration of a semiconductor device excluding a dustproof film according to a first embodiment. 実施の形態1に係る半導体装置の構成を示す斜視図である。1 is a perspective view showing a configuration of a semiconductor device according to a first embodiment. 図2に示す面AAに沿った断面図である。FIG. 3 is a cross-sectional view along a plane AA shown in FIG. 2. 実施の形態1に係る他の半導体装置の構成を示す斜視図である。FIG. 10 is a perspective view showing a configuration of another semiconductor device according to the first embodiment. 実施の形態1に係るさらに他の半導体装置の構成を示す斜視図である。FIG. 10 is a perspective view showing a configuration of still another semiconductor device according to the first embodiment. 図5に示す面A“A”に沿った断面図である。FIG. 6 is a sectional view taken along a plane A “A” shown in FIG. 5. 実施の形態2に係る半導体装置の構成を示す斜視図である。FIG. 6 is a perspective view showing a configuration of a semiconductor device according to a second embodiment. 図7に示す面BBに沿った断面図である。FIG. 8 is a sectional view taken along a plane BB shown in FIG. 7. 実施の形態2に係る他の半導体装置の構成を示す斜視図である。FIG. 10 is a perspective view showing a configuration of another semiconductor device according to the second embodiment. 図9に示す面B‘B’に沿った断面図である。FIG. 10 is a sectional view taken along a plane B′B ′ shown in FIG. 9. 実施の形態2に係るさらに他の半導体装置の構成を示す斜視図である。FIG. 10 is a perspective view showing a configuration of still another semiconductor device according to the second embodiment. 図11に示す面B“B”に沿った断面図である。FIG. 12 is a cross-sectional view taken along a plane B “B” shown in FIG. 11. 従来の半導体装置の構成を示す斜視図である。It is a perspective view which shows the structure of the conventional semiconductor device. 図13に示す面JJに沿った断面図である。It is sectional drawing along the surface JJ shown in FIG.

符号の説明Explanation of symbols

1 パッケージ
2 開口
4 側壁
5 底面
7 リード端子
8 半導体素子
11 導体
19 防塵膜
25 半導体装置
DESCRIPTION OF SYMBOLS 1 Package 2 Opening 4 Side wall 5 Bottom face 7 Lead terminal 8 Semiconductor element 11 Conductor 19 Dust-proof film 25 Semiconductor device

Claims (9)

底面と前記底面を囲むように配置された側壁とによって開口が形成されたパッケージと、
前記パッケージの前記側壁の内側から外側に向かって延在するように設けられた複数のリード端子と、
前記パッケージの前記底面に固定された半導体素子と、
各リード端子と前記半導体素子とを接続するための導体と、
前記パッケージの開口を覆うように設けられた防塵膜とを具備することを特徴とする半導体装置。
A package in which an opening is formed by a bottom surface and a side wall disposed so as to surround the bottom surface;
A plurality of lead terminals provided so as to extend from the inside to the outside of the side wall of the package;
A semiconductor element fixed to the bottom surface of the package;
A conductor for connecting each lead terminal and the semiconductor element;
A semiconductor device comprising: a dustproof film provided so as to cover the opening of the package.
前記防塵膜と前記側壁の上面との間に形成された粘着剤をさらに具備する、請求項1記載の半導体装置。 The semiconductor device according to claim 1, further comprising an adhesive formed between the dust-proof film and the upper surface of the side wall. 前記防塵膜は、前記パッケージの開口を密閉するように設けられている、請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein the dustproof film is provided so as to seal an opening of the package. 前記防塵膜は、前記側壁の表面の少なくとも一部を覆うように設けられている、請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein the dust-proof film is provided so as to cover at least a part of a surface of the side wall. 前記防塵膜の一端は、前記側壁の上面において折り返されている、請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein one end of the dustproof film is folded back on an upper surface of the side wall. 前記防塵膜は、前記パッケージの前記開口において凸形状と凹形状との何れかをなしている、請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein the dust-proof film has a convex shape or a concave shape in the opening of the package. 前記防塵膜は、有機膜からなる請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein the dustproof film is made of an organic film. 前記防塵膜は、樹脂あるいは金属膜からなる請求項1記載の半導体装置。 The semiconductor device according to claim 1, wherein the dust-proof film is made of a resin or a metal film. 前記粘着剤は、紫外線と熱とのいずれかに反応して粘着強度が低下する特性を有している、請求項2記載の半導体装置。 The semiconductor device according to claim 2, wherein the pressure-sensitive adhesive has a characteristic that the pressure-sensitive adhesive strength decreases in response to either ultraviolet light or heat.
JP2004027209A 2004-02-03 2004-02-03 Semiconductor device Pending JP2005223018A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004027209A JP2005223018A (en) 2004-02-03 2004-02-03 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004027209A JP2005223018A (en) 2004-02-03 2004-02-03 Semiconductor device

Publications (1)

Publication Number Publication Date
JP2005223018A true JP2005223018A (en) 2005-08-18

Family

ID=34998437

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004027209A Pending JP2005223018A (en) 2004-02-03 2004-02-03 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2005223018A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007300058A (en) * 2006-04-03 2007-11-15 Denso Corp Cover cap attachment structure
WO2017033504A1 (en) * 2015-08-21 2017-03-02 株式会社フジクラ Optical element module and method for manufacturing optical element module

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007300058A (en) * 2006-04-03 2007-11-15 Denso Corp Cover cap attachment structure
WO2017033504A1 (en) * 2015-08-21 2017-03-02 株式会社フジクラ Optical element module and method for manufacturing optical element module

Similar Documents

Publication Publication Date Title
JP4764941B2 (en) Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
JP5047243B2 (en) Optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
KR100730726B1 (en) Camera module
JP4819152B2 (en) Optical element wafer, optical element wafer module, optical element module, method for manufacturing optical element module, electronic element wafer module, method for manufacturing electronic element module, electronic element module, and electronic information device
JP4768060B2 (en) Optical element, optical element wafer, optical element wafer module, optical element module, optical element module manufacturing method, electronic element wafer module, electronic element module manufacturing method, electronic element module, and electronic information device
US20180278815A1 (en) Electronic module and method of manufacturing the same
CN108336028B (en) Semiconductor device package and method of manufacturing the same
JP6806808B2 (en) Photosensitive assembly, camera module and its manufacturing method
JP2007053337A (en) Optical device and manufacturing method thereof, optical device apparatus, and camera module
JP2008283002A (en) Imaging element module and its manufacturing method
JPH0964251A (en) Semiconductor device
US8003426B2 (en) Method for manufacturing package structure of optical device
US20070164386A1 (en) Semiconductor device and fabrication method thereof
US20070034772A1 (en) Image sensor chip package
US20060121184A1 (en) Photocurable-resin application method and bonding method
CN103247650B (en) A kind of onboard chip module and manufacture method thereof
JP2008016693A (en) Method of sealing solid-state imaging device
US20120098080A1 (en) Method and package for an electro-optical semiconductor device
WO2016203923A1 (en) Module, module manufacturing method, and electronic apparatus
US20070057149A1 (en) Image sensor chip package fabrication method
JP2006237051A (en) Method of manufacturing semiconductor device
JP2005223018A (en) Semiconductor device
JP2004247486A (en) Method of manufacturing solid-state imaging apparatus
JP2009111334A (en) Optical device and method of manufacturing the same, and semiconductor device
JP2017139258A (en) Imaging device package and imaging device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050708

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061116

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061121

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070315