JP2005109433A - Method for abrading semiconductor wafer and protecting member of bump for abrading - Google Patents

Method for abrading semiconductor wafer and protecting member of bump for abrading Download PDF

Info

Publication number
JP2005109433A
JP2005109433A JP2004103856A JP2004103856A JP2005109433A JP 2005109433 A JP2005109433 A JP 2005109433A JP 2004103856 A JP2004103856 A JP 2004103856A JP 2004103856 A JP2004103856 A JP 2004103856A JP 2005109433 A JP2005109433 A JP 2005109433A
Authority
JP
Japan
Prior art keywords
semiconductor wafer
bump
bumps
outer peripheral
grinding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004103856A
Other languages
Japanese (ja)
Inventor
Puriwassa Karl
カール・プリワッサ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2004103856A priority Critical patent/JP2005109433A/en
Publication of JP2005109433A publication Critical patent/JP2005109433A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Constituent Portions Of Griding Lathes, Driving, Sensing And Control (AREA)
  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To protect a semiconductor wafer from breaking in the course of abrading the rear surface of the semiconductor wafer by putting an abrasive wheel against the semiconductor wafer so as not to concentrate stress in bumps, and to protect a part of an adhesive from remaining on the bumps during peering a protective tape. <P>SOLUTION: A method for abrading a semiconductor wafer comprises: a protection member disposing step for protecting bumps 19 using a protection member 10 including a periphery adhesive part 11 to be adhered to the periphery of a semiconductor wafer 14 on which the bumps 19 are not formed, a bump protection part 12 surrounded by the periphery adhesive part 11 to support and protect the bumps 19, and a concave 13 formed of the periphery adhesive part 11 and the bump protection part 12 to contain the bumps 19; and an abrading step for holding the protection member side of the semiconductor wafer 14 on a chuck table 2 and for abrading the rear surface of the semiconductor wafer 14 with an abrading means. An external peripheral area of the semiconductor wafer is supported completely by the periphery adhesive part 11 of the protection member 10. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、例えば、IC、LSI等の半導体チップが複数形成された半導体ウエーハの裏面を研削装置によって全体を薄く且つ均等に研削する半導体ウエーハの研削方法と、その研削のために使用される保護部材に関するものである。   The present invention relates to a semiconductor wafer grinding method for thinly and evenly grinding the entire back surface of a semiconductor wafer on which a plurality of semiconductor chips, such as IC and LSI, are formed, by a grinding device, and the protection used for the grinding. This relates to the member.

この種のIC、LSI等の半導体チップが複数形成された半導体ウエーハは、研削装置により裏面が研削されて所要の厚さに形成された後に、ダイシング装置などの分割装置によって個々の半導体チップに分割され携帯電話、パソコンなどの電気機器の回路に組み込まれて広く利用されるものである。   A semiconductor wafer in which a plurality of semiconductor chips such as ICs and LSIs of this type are formed is ground to the required thickness by grinding the back surface with a grinding machine, and then divided into individual semiconductor chips with a dividing device such as a dicing machine. It is widely used by being incorporated in circuits of electric devices such as mobile phones and personal computers.

ところで、IC、LSI等の半導体チップの表面には、バンプと称する50〜170μm程度の金属突起が形成され、該バンプを介して配線基盤の電極に直接実装できるようにしたものであり、それによって電気機器の小型化および軽量化を可能にしている。   By the way, on the surface of a semiconductor chip such as IC or LSI, metal protrusions of about 50 to 170 μm called bumps are formed so that they can be directly mounted on the electrodes of the wiring board via the bumps. This makes it possible to reduce the size and weight of electrical equipment.

しかしながら、半導体ウエーハの裏面を研削するには、半導体ウエーハの表面側に保護テープなどを貼着し、その保護テープ側を研削装置のチャックテーブルに当接させて載置し、半導体ウエーハの裏面側に研削砥石を押し当てて研削を行うため、バンプに応力が集中して半導体ウエーハが破損するという問題がある。   However, in order to grind the back surface of the semiconductor wafer, a protective tape or the like is attached to the front surface side of the semiconductor wafer, and the protective tape side is placed in contact with the chuck table of the grinding device. In this case, the grinding is performed by pressing a grinding wheel to cause a problem that stress is concentrated on the bumps and the semiconductor wafer is damaged.

また、形成された回路パターンの段差が10〜60μm程度もある半導体ウエーハの表面に、基材フィルムとエネルギー線硬化型粘着剤層とからなるエネルギー線硬化型粘着テープを貼着し、エネルギー照射を行って粘着剤層を硬化させてから研削を行う技術が公知になっており、ウエーハ表面の凹凸を粘着剤層によって緩衝し、ウエーハを薄く研削しても破損を防止することができ、極薄のICチップを歩留まりよく製造することができるというものである。
特許第3330851号公報
In addition, an energy ray curable adhesive tape comprising a base film and an energy ray curable adhesive layer is attached to the surface of a semiconductor wafer having a step of about 10 to 60 μm in the formed circuit pattern, and energy irradiation is performed. It is well known that grinding is performed after the adhesive layer has been cured, and the unevenness on the wafer surface is buffered by the adhesive layer, and damage can be prevented even if the wafer is ground thinly. The IC chip can be manufactured with high yield.
Japanese Patent No. 3330851

そこで、この公知の技術をバンプが形成された半導体ウエーハの裏面研削にも適用することが考えられるが、その場合には、いわゆる保護テープであるエネルギー線硬化型粘着テープの粘着剤層を厚く形成し、バンプの周囲を粘着剤層で包み込むようにして硬化させ、その後に研削を行うようにすると認められる。   Therefore, it is conceivable to apply this known technique to backside grinding of semiconductor wafers with bumps formed. In that case, a thick adhesive layer of an energy ray curable adhesive tape, which is a so-called protective tape, is formed. Then, it is recognized that the periphery of the bump is hardened by wrapping it with an adhesive layer, and then the grinding is performed.

しかしながら、粘着剤層を厚く形成したエネルギー線硬化型粘着テープを使用した場合に、粘着剤層を硬化させて半導体ウエーハの表面から容易に剥離できるようにしても、各バンプの周囲にある粘着剤層の一部が残存することがしばしばあり、配線基板に半導体チップを実装する際に、その一部残存した粘着剤層によってバンプが絶縁または断線状態になり、適正な実装が遂行されないという問題点を有する。   However, if an energy ray curable adhesive tape with a thick adhesive layer is used, the adhesive layer around each bump may be cured even if the adhesive layer is cured and easily peeled off from the surface of the semiconductor wafer. Part of the layer often remains, and when mounting the semiconductor chip on the wiring board, the bump layer is insulated or disconnected by the remaining adhesive layer, and proper mounting is not performed Have

また、公知の粘着剤層を有するエネルギー線硬化型粘着テープは、粘着剤層をウエーハの大きさに対応して全面に渡って厚く形成しなければならず、その分、粘着剤を多く必要とするので材料無駄になるばかりでなく、エネルギー線の照射作業も広い範囲に渡って均等に行わなければならないこと、および全面が貼着しているためその剥離作業についても注意を払わなければならず、作業性が悪いという問題点を有する。   In addition, the energy ray curable pressure-sensitive adhesive tape having a known pressure-sensitive adhesive layer requires that the pressure-sensitive adhesive layer be formed thick over the entire surface corresponding to the size of the wafer, and that much pressure-sensitive adhesive is required. As a result, not only is the material wasted, but also the irradiation of energy rays must be carried out evenly over a wide range, and since the entire surface is adhered, care must also be taken for the peeling operation. There is a problem that workability is poor.

表面に複数のバンプが形成された半導体ウエーハの裏面研削方法において、解決しようとする課題は、研削砥石を押し当てて研削する際に、バンプに応力が集中しないようにして半導体ウエーハの破損を防止すること、保護テープを剥離したときにバンプに粘着剤の一部が残存しないようにして研削することである。
また、保護テープについては、上記の課題の他に、粘着剤の使用量を減らして材料無駄をなくすこと、およびエネルギー照射作業と保護テープ剥離作業の作業性を向上させることである。
In the backside grinding method for semiconductor wafers with multiple bumps formed on the surface, the problem to be solved is to prevent damage to the semiconductor wafer by preventing stress from concentrating on the bumps when grinding by pressing a grinding wheel. It is to grind so that a part of the adhesive does not remain on the bump when the protective tape is peeled off.
In addition to the above-described problems, the protective tape is to reduce the amount of adhesive used to eliminate material waste and to improve the workability of energy irradiation work and protective tape peeling work.

本発明に係る第1の発明は、表面に複数のバンプが形成された半導体ウエーハの裏面を研削する方法であって、バンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、該外周貼着部に囲繞され該バンプを支持し保護するバンプ保護部と、該外周貼着部と該バンプ保護部とで形成され該バンプを収容する凹部と、から構成された保護部材を用い、半導体ウエーハの表面の外周領域に該保護部材の外周貼着部を貼着してバンプ保護部でバンプを保護する保護部材配設工程と、半導体ウエーハの保護部材側をチャックテーブルに保持し、半導体ウエーハの裏面を研削手段で研削する研削工程と、から構成されることを最も主要な特徴とする半導体ウエーハの研削方法である。   1st invention which concerns on this invention is a method of grinding the back surface of the semiconductor wafer in which the several bump was formed in the surface, Comprising: The outer periphery sticking part stuck on the outer peripheral area | region of the semiconductor wafer in which bump is not formed And a bump protecting part surrounded and supported by the outer periphery attaching part for supporting and protecting the bump, and a recess formed by the outer periphery attaching part and the bump protecting part for accommodating the bump. , And a protective member disposing step for protecting the bumps with the bump protecting portion by attaching the outer peripheral attaching portion of the protective member to the outer peripheral region of the surface of the semiconductor wafer, and holding the protective member side of the semiconductor wafer on the chuck table The semiconductor wafer grinding method is characterized in that it comprises a grinding step of grinding the back surface of the semiconductor wafer with a grinding means.

本発明に係る第2の発明は、表面にバンプが形成された半導体ウエーハの裏面を保護する保護部材であって、バンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、該外周貼着部に囲繞され該バンプを支持し保護するバンプ保護部と、該外周貼着部と該バンプ保護部とで形成され該バンプを収容する凹部と、から構成されることを特徴とする研削用のバンプ保護部材である。   A second invention according to the present invention is a protective member that protects the back surface of a semiconductor wafer having bumps formed on the front surface, and an outer periphery bonding portion that is bonded to the outer peripheral region of the semiconductor wafer on which bumps are not formed. A bump protection part that is surrounded by the outer peripheral sticking part and supports and protects the bump, and a concave part that is formed by the outer peripheral sticking part and the bump protective part and accommodates the bump. The bump protection member for grinding.

本発明に係る半導体ウエーハの研削方法においては、半導体ウエーハの外周領域に保護部材の外周貼着部を貼着させ、その外周貼着部で囲繞された内側のバンプ保護部でバンプを保護した状態にして研削するので、特に、半導体ウエーハの外周領域が全面的に保護部材の外周貼着部で支えられているため、研削砥石が半導体ウエーハの裏面に均等に押し当てられる状態になって、均等な研削が遂行され、バンプに応力が集中しないので半導体ウエーハの破損を防止することができるのである。
また、半導体ウエーハに貼着される保護部材は、半導体ウエーハの外周領域において外周貼着部でのみ貼着しているので、バンプに対して粘着剤が接触することがないことからして、バンプに粘着剤の一部が残存するような事態は一切生じないのである。
In the semiconductor wafer grinding method according to the present invention, the outer peripheral adhesive part of the protective member is attached to the outer peripheral region of the semiconductor wafer, and the bumps are protected by the inner bump protective part surrounded by the outer peripheral adhesive part. In particular, since the outer peripheral area of the semiconductor wafer is entirely supported by the outer peripheral sticking part of the protective member, the grinding wheel is pressed evenly against the back surface of the semiconductor wafer, Since the grinding is performed and no stress is concentrated on the bumps, the semiconductor wafer can be prevented from being damaged.
In addition, since the protective member attached to the semiconductor wafer is attached only at the outer peripheral attaching portion in the outer peripheral region of the semiconductor wafer, the adhesive does not come into contact with the bump. No part of the adhesive remains on the surface.

また、本発明に係るバンプ保護部材は、少なくとも半導体ウエーハの外周領域にのみ貼着する外周貼着部と、該外周貼着部に囲繞されバンプの先端部が当接して保護されるバンプ保護部とで構成されており、外周貼着部はリング状を呈するものであるため、粘着剤の使用量を著しく減らすことができると共に、UV照射においてもリング状に沿って照射するだけであって簡単であり、また、外周貼着部はバンプが形成されていない外周領域であるので保護部材の剥離作業も簡単に行えるのである。   In addition, the bump protection member according to the present invention includes an outer peripheral sticking portion that is attached only to the outer peripheral region of the semiconductor wafer, and a bump protective portion that is surrounded by the outer peripheral sticking portion and is protected by abutting the tip portion of the bump. Since the outer periphery sticking part has a ring shape, the amount of adhesive used can be significantly reduced, and UV irradiation can be performed simply along the ring shape. Moreover, since the outer peripheral sticking portion is an outer peripheral region where no bump is formed, the protective member can be easily peeled off.

表面に複数のバンプが形成された半導体ウエーハの裏面を研削する方法において、半導体ウエーハの裏面側に研削砥石を押し当てて研削する際に、半導体ウエーハの外周領域が沈み込んでバンプに応力が集中してウエーハが破損するのを防止するため、少なくともバンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、その外周貼着部で囲繞された内側でバンプを支持し保護するバンプ保護部とから構成された保護部材を用いて、半導体ウエーハの裏面全体が略水平になるように支持して研削を行うようにしたのであり、しかも、保護部材の外周貼着部はバンプを形成した領域には至らないので、バンプに対して粘着剤が接触せず、研削工程後において保護部材を剥離しても、バンプが形成された領域には一切の粘着剤の残存が生じないようにすることを、実現化したものである。   In the method of grinding the backside of a semiconductor wafer with multiple bumps formed on the surface, when grinding with a grinding wheel pressed against the backside of the semiconductor wafer, the outer peripheral area of the semiconductor wafer sinks and stress concentrates on the bumps In order to prevent the wafer from being damaged, at least the outer peripheral adhesive part that is attached to the outer peripheral region of the semiconductor wafer on which no bumps are formed and the inner side surrounded by the outer peripheral adhesive part support and protect the bumps. Using a protection member composed of a bump protection part that performs grinding, the entire back surface of the semiconductor wafer is supported and ground so as to be substantially horizontal, and the outer peripheral sticking part of the protection member is a bump. Since the adhesive does not come into contact with the bumps, even if the protective member is peeled off after the grinding process, no adhesive is applied to the areas where the bumps are formed. That the residual to prevent the occurrence, is obtained by implementation.

本発明に係る半導体ウエーハの研削方法について、図面を参照しながら説明すると、図1は、本発明の研削方法に使用される一例の研削装置1を示すものであり、該研削装置1は、少なくともチャックテーブル2と、研削砥石3と、該研削砥石3を駆動する駆動部4と、該駆動部4を支持し上下方向の移動をガイドするガイド部5と、該ガイド部5を介して駆動部4を上下方向に精密に移動させる移動用駆動部6とを備えている。   A grinding method of a semiconductor wafer according to the present invention will be described with reference to the drawings. FIG. 1 shows an example of a grinding apparatus 1 used in the grinding method of the present invention. The chuck table 2, the grinding wheel 3, the drive unit 4 that drives the grinding wheel 3, the guide unit 5 that supports the drive unit 4 and guides movement in the vertical direction, and the drive unit via the guide unit 5 And a moving drive unit 6 for precisely moving 4 in the vertical direction.

図2に、本発明に係る保護部材10を示してある。この保護部材10は研削される半導体ウエーハに貼着して使用されるものであって、リング状の外周貼着部11と平板状のバンプ保護部12とから構成されるものである。   FIG. 2 shows a protective member 10 according to the present invention. The protective member 10 is used by being attached to a semiconductor wafer to be ground, and is composed of a ring-shaped outer peripheral adhesive portion 11 and a flat bump-protecting portion 12.

保護部材10を構成するリング状の外周貼着部11は、例えば、リング状ポリオレフィン等の表面にUV照射で硬化する成分を含むアクリル系樹脂が被覆されて形成され、その外径は貼着しようとする半導体ウエーハの外径にほぼ等しく、またその厚みは半導体ウエーハに形成されたバンプの高さとほぼ等しく形成される。また、平板状のバンプ保護部12は、例えば、100〜200μm厚さのポリオレフィンで形成されたシート状またはテープ状のものであって、それを半導体ウエーハとほぼ同形状に形成されたものであり、前記外周貼着部11を一体的に取り付ける(貼着する)ことによって、外周貼着部11の内側がバンプを収容する凹部13となるのである。   The ring-shaped outer peripheral sticking portion 11 constituting the protective member 10 is formed by, for example, coating the surface of a ring-shaped polyolefin or the like with an acrylic resin containing a component that is cured by UV irradiation, and the outer diameter thereof is to be stuck. The thickness of the semiconductor wafer is approximately equal to the outer diameter of the semiconductor wafer, and the thickness thereof is approximately equal to the height of the bump formed on the semiconductor wafer. Further, the flat bump protection portion 12 is, for example, a sheet-like or tape-like shape formed of polyolefin having a thickness of 100 to 200 μm, and is formed in substantially the same shape as the semiconductor wafer. By attaching (attaching) the outer periphery attaching part 11 integrally, the inner side of the outer periphery attaching part 11 becomes the recessed part 13 which accommodates a bump.

図3に、前記保護部材10を貼着して研削される半導体ウエーハの一例を示してある。この半導体ウエーハ14は、その表面側にストリート15によって区画された複数の半導体チップ16が形成され、外周部分には半導体チップ16が形成されていない外周領域17が存在しており、この外周領域17に、保護部材10の外周貼着部11を貼着し、凹部13で複数の半導体チップ16を囲うようにする。なお、半導体ウエーハ14の外周端縁には結晶方位を示すノッチ18が形成されている。   FIG. 3 shows an example of a semiconductor wafer to which the protective member 10 is stuck and ground. The semiconductor wafer 14 is formed with a plurality of semiconductor chips 16 partitioned by streets 15 on the surface side, and an outer peripheral region 17 where the semiconductor chip 16 is not formed exists in the outer peripheral portion. In addition, the outer peripheral sticking portion 11 of the protective member 10 is stuck, and the plurality of semiconductor chips 16 are surrounded by the concave portions 13. A notch 18 indicating a crystal orientation is formed at the outer peripheral edge of the semiconductor wafer 14.

各半導体チップ16には、図4に示したように、所要高さの複数のバンプ19が形成されており、該バンプ19によって配線基板の電極に実装できるようになっている。この場合のバンプ19の高さは、略50〜170μmの範囲であって、半導体チップ16の種類または使用部所によってその高さが選択され、一枚の半導体ウエーハ14における各半導体チップ16に形成されるバンプ19は、全て同一の高さに形成されているのである。   As shown in FIG. 4, a plurality of bumps 19 having a required height are formed on each semiconductor chip 16, and the bumps 19 can be mounted on the electrodes of the wiring board. The height of the bump 19 in this case is in a range of about 50 to 170 μm, and the height is selected depending on the type of the semiconductor chip 16 or the place of use, and is formed on each semiconductor chip 16 in the single semiconductor wafer 14. All the bumps 19 are formed at the same height.

半導体ウエーハ14に対して保護部材10を貼着または配設工程後に、図5に示したように、半導体ウエーハ14の裏面側を上にし、保護部材10を下側にして研削装置1のチャックテーブル2に載置し、吸着固定させて研削工程を行うのである。   After attaching or arranging the protective member 10 to the semiconductor wafer 14, as shown in FIG. 5, the chuck table of the grinding apparatus 1 with the back side of the semiconductor wafer 14 facing up and the protective member 10 facing down. 2 is mounted and fixed by suction to perform the grinding process.

図6は、半導体ウエーハ14に対する保護部材10の貼着または配設状況を一部拡大して示したものである。図から明らかなように、半導体ウエーハ14に保護部材10を貼着して配設すると、外周領域17に外周貼着部11が貼着され、全てのバンプ19は凹部13内に位置してその先端部がバンプ保護部12にほぼ均等に当接する状態になる。   FIG. 6 is a partially enlarged view showing a state where the protective member 10 is attached to or disposed on the semiconductor wafer 14. As is clear from the figure, when the protective member 10 is adhered and disposed on the semiconductor wafer 14, the outer peripheral adhesive portion 11 is adhered to the outer peripheral region 17, and all the bumps 19 are located in the recess 13. The tip end portion comes into contact with the bump protection portion 12 almost evenly.

この場合に、保護部材10における外周貼着部11の厚みは、半導体ウエーハ14に形成されるバンプ19の高さにほぼ対応するものであって、バンプ19の高さが50μmであれば、外周貼着部11の厚みも50±5μmの範囲で形成し、バンプ19の高さが170μmであれば、外周貼着部11の厚みも170±5μmの範囲で形成するのであり、あくまでも保護部材10が配設される半導体ウエーハ14に形成されたバンプ19の高さに対応して外周貼着部11の厚みが適宜に決定されるのである。   In this case, the thickness of the outer peripheral sticking portion 11 in the protective member 10 substantially corresponds to the height of the bump 19 formed on the semiconductor wafer 14. If the height of the bump 19 is 50 μm, the outer periphery If the thickness of the sticking part 11 is also formed in the range of 50 ± 5 μm and the height of the bump 19 is 170 μm, the thickness of the outer peripheral sticking part 11 is also formed in the range of 170 ± 5 μm. Accordingly, the thickness of the outer peripheral sticking portion 11 is appropriately determined according to the height of the bump 19 formed on the semiconductor wafer 14 on which is disposed.

要するに、保護部材10は、半導体ウエーハ14とは全く別工程で別部材として形成されるものであり、半導体ウエーハ14の裏面を研削して薄型化する研削工程の段階で、半導体ウエーハ14の表面側に取り付けられるものであって、しかも、半導体ウエーハの種類・機能、用途別等によっては、ウエーハの大きさ、チップの大きさ、およびバンプの高さ等がそれぞれ異なるのであり、その大きさおよび高さに対応して、保護部材10が選択されるのであり、特に、バンプの高さに対して保護部材10の外周貼着部11の厚みが適正に設定されるのである。   In short, the protective member 10 is formed as a separate member in a completely separate process from the semiconductor wafer 14, and the surface side of the semiconductor wafer 14 is removed at the stage of the grinding process in which the back surface of the semiconductor wafer 14 is ground and thinned. In addition, depending on the type / function of the semiconductor wafer, the usage, etc., the size of the wafer, the size of the chip, the height of the bump, etc. are different. Correspondingly, the protective member 10 is selected, and in particular, the thickness of the outer peripheral sticking portion 11 of the protective member 10 is appropriately set with respect to the height of the bump.

そして、半導体ウエーハ14に対し、バンプが形成されていない外周領域17に外周貼着部11を貼着して保護部材10を取り付けまたは配設した段階で、各バンプ19はバンプ保護部12により保護されると共に、バンプ19の高さに対応する厚みの外周貼着部11により半導体ウエーハ14の外周面を含む外周領域17が支持されるので、半導体ウエーハ14の裏面側は全面的に水平状態に支持されることになる。   Then, the bump 19 is protected by the bump protector 12 at the stage where the protective member 10 is attached or disposed on the outer peripheral region 17 where the bump is not formed on the semiconductor wafer 14. At the same time, since the outer peripheral region 17 including the outer peripheral surface of the semiconductor wafer 14 is supported by the outer peripheral bonding portion 11 having a thickness corresponding to the height of the bump 19, the rear surface side of the semiconductor wafer 14 is entirely horizontal. Will be supported.

このように保護部材10が適正に取り付けまたは配設された半導体ウエーハ14は、図1に示したように、保護部材10側をチャックテーブル2に当接させて載置し、研削砥石3を半導体ウエーハ14の裏面側に押し当てて研削されるが、バンプ19はバンプ保護部12で保護され、外周領域17は外周貼着部11で支持されているので、応力は外周貼着部11、バンプ保護部12に吸収されてバンプ19には集中しなくなり、それによって半導体ウエーハ14は、切削工程において破損する虞はないのである。   As shown in FIG. 1, the semiconductor wafer 14 to which the protective member 10 is properly attached or disposed is placed with the protective member 10 abutting against the chuck table 2, and the grinding wheel 3 is placed on the semiconductor wafer. Although pressed against the back side of the wafer 14 and ground, the bump 19 is protected by the bump protector 12 and the outer peripheral area 17 is supported by the outer peripheral adhesive part 11, so that the stress is applied to the outer peripheral adhesive part 11 and the bump. As a result, the semiconductor wafer 14 is absorbed by the protection portion 12 and is not concentrated on the bump 19, so that the semiconductor wafer 14 is not damaged in the cutting process.

また、この研削工程において、半導体ウエーハ14の裏面側を研削砥石3で研削水を供給しながら研削しても、外周領域17に貼着した外周貼着部11との間に隙間がないのであるから、汚れた研削水が半導体ウエーハ14の外周端縁から凹部13内に浸透せず、従って、半導体チップ16を汚染する虞も全くないのである。   Further, in this grinding process, even if the back surface side of the semiconductor wafer 14 is ground while supplying the grinding water with the grinding stone 3, there is no gap between the outer peripheral attachment portion 11 attached to the outer peripheral region 17. Therefore, the dirty grinding water does not penetrate into the recess 13 from the outer peripheral edge of the semiconductor wafer 14, and therefore there is no possibility of contaminating the semiconductor chip 16.

この研削工程が終了した後に、研削装置1から半導体ウエーハ14をピックアップし、例えば、結晶方位を示すノッチ18に基づき適正な方向付けをして、ダイシングフレームのダイシングテープに載置貼着させて、保護部材10を剥離する場合でも、半導体ウエーハ14の外周領域17に保護部材10の外周貼着部11が貼着しているだけであるため、その剥離作業が容易であると共に、バンプ19の部分には、粘着剤が一切残らないのであり、これら研削に係る種々の作業がスムーズに遂行されるのである。なお、外周貼着部11がUV照射によって硬化する性質を有している場合は、剥離の前にUVを照射して粘着力を低下させることが好ましい。   After this grinding process is completed, the semiconductor wafer 14 is picked up from the grinding apparatus 1 and, for example, is properly oriented based on the notch 18 indicating the crystal orientation, and is placed and stuck on the dicing tape of the dicing frame, Even when the protective member 10 is peeled off, only the outer peripheral sticking portion 11 of the protective member 10 is stuck to the outer peripheral region 17 of the semiconductor wafer 14, so that the peeling work is easy and the bump 19 portion Thus, no adhesive remains, and various operations related to grinding can be smoothly performed. In addition, when the outer periphery sticking part 11 has the property hardened | cured by UV irradiation, it is preferable to irradiate UV before peeling and to reduce adhesive force.

本発明に係る半導体ウエーハの研削方法は、表面に複数のバンプが形成された半導体ウエーハの裏面を研削する方法において、少なくともバンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、その外周貼着部で囲繞された内側でバンプを支持し保護するバンプ保護部とから構成された保護部材を用いて、半導体ウエーハの裏面全体が略水平になるように支持して研削を行うようにしたことによって、半導体ウエーハの裏面側に研削砥石を押し当てて研削する際に、半導体ウエーハの外周領域が沈み込んでバンプに応力が集中してウエーハが破損するのを防止することができるのであり、更に、保護部材の外周貼着部はリング状に形成してバンプを形成した領域には至らないので、バンプに対して粘着剤が接触しないように構成したので、研削工程後において保護部材を剥離しても、バンプが形成された領域には一切の粘着剤の残存が生じないようにすることができるのであり、この種の半導体ウエーハにおいて、裏面を効率よく研削して小型・薄型化した半導体チップの製造に広く利用することができるのである。   The method for grinding a semiconductor wafer according to the present invention is a method for grinding a back surface of a semiconductor wafer having a plurality of bumps formed on the surface thereof. At least an outer periphery attaching portion for attaching to an outer peripheral region of a semiconductor wafer on which no bumps are formed. And a bump protection part that supports and protects the bumps on the inner side surrounded by the outer periphery sticking part, and supports and grinds the entire back surface of the semiconductor wafer substantially horizontally. By doing so, it is possible to prevent the outer peripheral region of the semiconductor wafer from sinking and stress from concentrating on the bumps when the grinding wheel is pressed against the back side of the semiconductor wafer for grinding. Furthermore, since the outer peripheral sticking part of the protective member is formed in a ring shape and does not reach the area where the bump is formed, the adhesive does not contact the bump. Since it is configured as described above, even if the protective member is peeled off after the grinding process, it is possible to prevent any adhesive from remaining in the region where the bumps are formed. In this type of semiconductor wafer, It can be widely used in the manufacture of semiconductor chips that are made smaller and thinner by grinding the back surface efficiently.

本発明の具体的な実施例に係る半導体ウエーハの研削方法に使用される研削装置を示した斜視図である。It is the perspective view which showed the grinding device used for the grinding method of the semiconductor wafer which concerns on the specific Example of this invention. 同実施例の研削に使用される保護部材を示した斜視図である。It is the perspective view which showed the protection member used for grinding of the Example. 同保護部材を研削される半導体ウエーハの表面側に配設する状況を示した斜視図である。It is the perspective view which showed the condition which arrange | positions the protection member in the surface side of the semiconductor wafer to be ground. 同研削される半導体ウエーハの表面側に形成された半導体チップとバンプとを略示的に一部を拡大して示した斜視図である。It is the perspective view which expanded the semiconductor chip and bump formed in the surface side of the semiconductor wafer to be ground, and showed a part enlarged. 同実施例において、保護部材を配設した半導体ウエーハの裏面側を示した斜視図である。In the Example, it is the perspective view which showed the back surface side of the semiconductor wafer which arrange | positioned the protection member. 図5のA−A線に沿う拡大断面図である。It is an expanded sectional view which follows the AA line of FIG.

符号の説明Explanation of symbols

1 研削装置
2 チャックテーブル
3 研削砥石
4 駆動部
5 ガイド部
6 移動用駆動部
10 保護部材
11 外周貼着部
12 バンプ保護部
13 凹部
14 半導体ウエーハ
15 ストリート
16 半導体チップ
17 外周領域
18 ノッチ
19 バンプ
DESCRIPTION OF SYMBOLS 1 Grinding device 2 Chuck table 3 Grinding wheel 4 Drive part 5 Guide part 6 Movement drive part 10 Protective member 11 Peripheral adhesion part 12 Bump protection part 13 Recess 14 Semiconductor wafer 15 Street 16 Semiconductor chip 17 Peripheral area 18 Notch 19 Bump

Claims (2)

表面に複数のバンプが形成された半導体ウエーハの裏面を研削する方法であって、
バンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、該外周貼着部に囲繞され該バンプを支持し保護するバンプ保護部と、該外周貼着部と該バンプ保護部とで形成され該バンプを収容する凹部と、から構成された保護部材を用い、
半導体ウエーハの表面の外周領域に該保護部材の外周貼着部を貼着してバンプ保護部でバンプを保護する保護部材配設工程と、
半導体ウエーハの保護部材側をチャックテーブルに保持し、半導体ウエーハの裏面を研削手段で研削する研削工程と、
から構成される半導体ウエーハの研削方法。
A method of grinding a back surface of a semiconductor wafer having a plurality of bumps formed on the surface,
Peripheral adhesive part that is attached to the outer peripheral region of the semiconductor wafer on which no bumps are formed, a bump protection part that is surrounded by the peripheral adhesive part to support and protect the bump, the outer peripheral adhesive part, and the bump protection Using a protective member that is formed of a concave portion that accommodates the bump,
A protective member disposing step of adhering the outer peripheral adhesive portion of the protective member to the outer peripheral region of the surface of the semiconductor wafer and protecting the bump with the bump protective portion;
A grinding step of holding the protective member side of the semiconductor wafer on the chuck table and grinding the back surface of the semiconductor wafer with a grinding means;
A method for grinding a semiconductor wafer comprising:
表面にバンプが形成された半導体ウエーハの裏面を保護する保護部材であって、
バンプが形成されていない半導体ウエーハの外周領域に貼着する外周貼着部と、該外周貼着部に囲繞され該バンプを支持し保護するバンプ保護部と、該外周貼着部と該バンプ保護部とで形成され該バンプを収容する凹部と、
から構成された研削用のバンプ保護部材。
A protective member for protecting the back surface of a semiconductor wafer having bumps formed on the surface,
Peripheral adhesive part that is attached to the outer peripheral region of the semiconductor wafer on which no bumps are formed, a bump protection part that is surrounded by the peripheral adhesive part to support and protect the bump, the outer peripheral adhesive part, and the bump protection A recess that is formed by a portion and accommodates the bump;
A bump protecting member for grinding composed of
JP2004103856A 2004-03-31 2004-03-31 Method for abrading semiconductor wafer and protecting member of bump for abrading Pending JP2005109433A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004103856A JP2005109433A (en) 2004-03-31 2004-03-31 Method for abrading semiconductor wafer and protecting member of bump for abrading

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004103856A JP2005109433A (en) 2004-03-31 2004-03-31 Method for abrading semiconductor wafer and protecting member of bump for abrading

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2003335238 Division 2003-09-26 2003-09-26

Publications (1)

Publication Number Publication Date
JP2005109433A true JP2005109433A (en) 2005-04-21

Family

ID=34545182

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004103856A Pending JP2005109433A (en) 2004-03-31 2004-03-31 Method for abrading semiconductor wafer and protecting member of bump for abrading

Country Status (1)

Country Link
JP (1) JP2005109433A (en)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007096010A (en) * 2005-09-29 2007-04-12 Disco Abrasive Syst Ltd Method of processing wafer
JP2007095908A (en) * 2005-09-28 2007-04-12 Disco Abrasive Syst Ltd Wafer processing method
JP2007150048A (en) * 2005-11-29 2007-06-14 Disco Abrasive Syst Ltd Method for dividing wafer
JP2007149945A (en) * 2005-11-28 2007-06-14 Disco Abrasive Syst Ltd Wafer division method
DE102009006237A1 (en) 2008-01-30 2009-08-20 Tokyo Seimitsu Co. Ltd., Mitaka-shi Wafer processing method for processing wafers having bumps formed thereon
JP2009206475A (en) * 2008-01-30 2009-09-10 Tokyo Seimitsu Co Ltd Wafer processing method of processing wafer having bumps formed thereon and apparatus for processing wafer
JP2011029300A (en) * 2009-07-23 2011-02-10 Disco Abrasive Syst Ltd Chuck table of grinding device
JP2012156292A (en) * 2011-01-26 2012-08-16 Seiko Epson Corp Processing method of substrate
JP2013211438A (en) * 2012-03-30 2013-10-10 Lintec Corp Surface protection sheet
JP2013235911A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Protective member
JP2013235910A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Protective member
JP2013239564A (en) * 2012-05-15 2013-11-28 Disco Abrasive Syst Ltd Sticking method of adhesive tape
JP2013239640A (en) * 2012-05-16 2013-11-28 Disco Abrasive Syst Ltd Wafer protective member
JP2013243286A (en) * 2012-05-22 2013-12-05 Disco Abrasive Syst Ltd Adhesive tape
JP2013258295A (en) * 2012-06-13 2013-12-26 Disco Abrasive Syst Ltd Surface protection tape
CN103700584A (en) * 2012-09-27 2014-04-02 株式会社迪思科 Surface protecting member and processing method thereof
KR20140047031A (en) 2011-03-22 2014-04-21 린텍 코포레이션 Base film and pressure-sensitive adhesive sheet provided therewith
KR20140079336A (en) 2011-03-22 2014-06-26 린텍 코포레이션 Base film and pressure-sensitive adhesive sheet provided therewith
JP2019140387A (en) * 2018-02-14 2019-08-22 株式会社ディスコ Method of processing wafer
JP2020123666A (en) * 2019-01-30 2020-08-13 株式会社ディスコ Processing method of workpiece

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007095908A (en) * 2005-09-28 2007-04-12 Disco Abrasive Syst Ltd Wafer processing method
JP2007096010A (en) * 2005-09-29 2007-04-12 Disco Abrasive Syst Ltd Method of processing wafer
JP4741331B2 (en) * 2005-09-29 2011-08-03 株式会社ディスコ Wafer processing method
JP2007149945A (en) * 2005-11-28 2007-06-14 Disco Abrasive Syst Ltd Wafer division method
JP2007150048A (en) * 2005-11-29 2007-06-14 Disco Abrasive Syst Ltd Method for dividing wafer
DE102009006237A1 (en) 2008-01-30 2009-08-20 Tokyo Seimitsu Co. Ltd., Mitaka-shi Wafer processing method for processing wafers having bumps formed thereon
JP2009206475A (en) * 2008-01-30 2009-09-10 Tokyo Seimitsu Co Ltd Wafer processing method of processing wafer having bumps formed thereon and apparatus for processing wafer
US8052505B2 (en) 2008-01-30 2011-11-08 Tokyo Seimitsu Co., Ltd. Wafer processing method for processing wafer having bumps formed thereon
JP2011029300A (en) * 2009-07-23 2011-02-10 Disco Abrasive Syst Ltd Chuck table of grinding device
JP2012156292A (en) * 2011-01-26 2012-08-16 Seiko Epson Corp Processing method of substrate
US9559073B2 (en) 2011-03-22 2017-01-31 Lintec Corporation Base film and pressure-sensitive adhesive sheet provided therewith
KR20180034699A (en) 2011-03-22 2018-04-04 린텍 코포레이션 Base film and pressure-sensitive adhesive sheet provided therewith
US9670382B2 (en) 2011-03-22 2017-06-06 Lintec Corporation Base film and pressure-sensitive adhesive sheet provided therewith
KR20140079336A (en) 2011-03-22 2014-06-26 린텍 코포레이션 Base film and pressure-sensitive adhesive sheet provided therewith
KR20140047031A (en) 2011-03-22 2014-04-21 린텍 코포레이션 Base film and pressure-sensitive adhesive sheet provided therewith
JP2013211438A (en) * 2012-03-30 2013-10-10 Lintec Corp Surface protection sheet
JP2013235911A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Protective member
JP2013235910A (en) * 2012-05-08 2013-11-21 Disco Abrasive Syst Ltd Protective member
CN103426806A (en) * 2012-05-15 2013-12-04 株式会社迪思科 Adhesive tape attaching method
JP2013239564A (en) * 2012-05-15 2013-11-28 Disco Abrasive Syst Ltd Sticking method of adhesive tape
JP2013239640A (en) * 2012-05-16 2013-11-28 Disco Abrasive Syst Ltd Wafer protective member
JP2013243286A (en) * 2012-05-22 2013-12-05 Disco Abrasive Syst Ltd Adhesive tape
JP2013258295A (en) * 2012-06-13 2013-12-26 Disco Abrasive Syst Ltd Surface protection tape
CN103700584A (en) * 2012-09-27 2014-04-02 株式会社迪思科 Surface protecting member and processing method thereof
JP2019140387A (en) * 2018-02-14 2019-08-22 株式会社ディスコ Method of processing wafer
CN110164820A (en) * 2018-02-14 2019-08-23 株式会社迪思科 The method for handling wafer
US10727128B2 (en) 2018-02-14 2020-07-28 Disco Corporation Method of processing a wafer
CN110164820B (en) * 2018-02-14 2023-11-14 株式会社迪思科 Method for processing wafer
JP2020123666A (en) * 2019-01-30 2020-08-13 株式会社ディスコ Processing method of workpiece

Similar Documents

Publication Publication Date Title
JP2005109433A (en) Method for abrading semiconductor wafer and protecting member of bump for abrading
JP6312343B2 (en) Method for processing a wafer
TWI724020B (en) Method of processing wafer and protective sheeting for use in this method
KR20220043103A (en) Wafer processing method
KR100468748B1 (en) Dicing tape mounter applicable a pre-cut dicing tape and general dicing tape and In-line system having the dicing tape mounter
CN103700584B (en) Surface protection component and processing method
US7495315B2 (en) Method and apparatus of fabricating a semiconductor device by back grinding and dicing
JP2005019525A (en) Method of manufacturing semiconductor chip
JP2010135356A (en) Dicing method of wafer
KR20210075049A (en) Wafer processing method and intermediate member
JP2010186971A (en) Wafer processing method
JP4471565B2 (en) Semiconductor wafer dividing method
JP2005086074A (en) Method for transferring semiconductor wafer
JP6016569B2 (en) Method of peeling surface protection tape
JP2011124260A (en) Wafer processing method
JP2005158782A (en) Method for working semiconductor wafer
JP2003077869A (en) Working method of semiconductor wafer and retaining substrate used for the method
US9412637B2 (en) Device wafer processing method
JP5361200B2 (en) Wafer processing method for processing a wafer on which bumps are formed
TWI831886B (en) Device chip manufacturing method
JP2011238818A (en) Wafer processing method
JP2013243286A (en) Adhesive tape
JP2013243311A (en) Surface protective tape
JP2011124265A (en) Method of processing wafer
JP2016143767A (en) Tape peeling method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060824

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090424

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090507

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090702

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091001

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100210