JP2005100240A - コンパイラ - Google Patents
コンパイラ Download PDFInfo
- Publication number
- JP2005100240A JP2005100240A JP2003335206A JP2003335206A JP2005100240A JP 2005100240 A JP2005100240 A JP 2005100240A JP 2003335206 A JP2003335206 A JP 2003335206A JP 2003335206 A JP2003335206 A JP 2003335206A JP 2005100240 A JP2005100240 A JP 2005100240A
- Authority
- JP
- Japan
- Prior art keywords
- cache
- variable
- variables
- data
- compiler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Devices For Executing Special Programs (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003335206A JP2005100240A (ja) | 2003-09-26 | 2003-09-26 | コンパイラ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003335206A JP2005100240A (ja) | 2003-09-26 | 2003-09-26 | コンパイラ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005100240A true JP2005100240A (ja) | 2005-04-14 |
| JP2005100240A5 JP2005100240A5 (https=) | 2006-02-23 |
Family
ID=34462646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003335206A Pending JP2005100240A (ja) | 2003-09-26 | 2003-09-26 | コンパイラ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2005100240A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8429634B2 (en) | 2006-07-26 | 2013-04-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, memory circuit, and machine language program generation device, and method for operating semiconductor device and memory circuit |
-
2003
- 2003-09-26 JP JP2003335206A patent/JP2005100240A/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8429634B2 (en) | 2006-07-26 | 2013-04-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, memory circuit, and machine language program generation device, and method for operating semiconductor device and memory circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Calder et al. | Predictive sequential associative cache | |
| US7461209B2 (en) | Transient cache storage with discard function for disposable data | |
| TWI377502B (en) | Method and apparatus for performing interpreter optimizations during program code conversion | |
| US5815720A (en) | Use of dynamic translation to collect and exploit run-time information in an optimizing compilation system | |
| JP4608484B2 (ja) | ストレージの無効化、バッファ・エントリの消去 | |
| JP3980538B2 (ja) | マルチプロセッシング・システムにおけるメモリ整合性を保証する方法、マルチプロセッサ・システムにおいて複数命令のグループ内の整合性を維持するためのコードを挿入する方法、複数命令のグループ実行の終了時に共用書込みをメモリにコミットする方法 | |
| EP3454218B1 (en) | Method for accessing table entry in translation lookaside buffer (tlb) and processing chip | |
| JP2007531075A (ja) | プログラム・コードを変換するための共用コード・キャッシングの方法および装置 | |
| JP2002527815A (ja) | プログラムコード変換方法 | |
| US20040226005A1 (en) | Method and system for register allocation | |
| US7472253B1 (en) | System and method for managing table lookaside buffer performance | |
| US9250939B2 (en) | Information processing device, profile target determining program, and method | |
| JPH06236353A (ja) | マルチプロセッサ・コンピュータ・システムのシステム・メモリの並行性を増大する方法およびシステム | |
| JP3929872B2 (ja) | キャッシュメモリ、プロセッサ及びキャッシュ制御方法 | |
| US20090276575A1 (en) | Information processing apparatus and compiling method | |
| JP3618868B2 (ja) | 二重モード変換索引バッファを利用したデータ処理システムにおける効率的メモリ管理の方法およびシステム | |
| CN100392623C (zh) | 用于从地址高速缓存去除条目的方法和设备 | |
| JP2002032264A (ja) | キャッシュメモリ装置及びそれを用いた中央演算処理装置 | |
| US7549035B1 (en) | System and method for reference and modification tracking | |
| JP2005100240A (ja) | コンパイラ | |
| CN118964223A (zh) | 数据访问方法、装置、处理器、片上系统以及电子设备 | |
| US6067601A (en) | Cache memory based instruction execution | |
| JPH02292648A (ja) | 多重仮想記憶システムおよびアドレス制御装置 | |
| US20070073971A1 (en) | Memory caching in data processing | |
| US20050144420A1 (en) | Data processing apparatus and compiler apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060106 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060106 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080801 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090209 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090608 |