JP2004145281A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004145281A5 JP2004145281A5 JP2003207376A JP2003207376A JP2004145281A5 JP 2004145281 A5 JP2004145281 A5 JP 2004145281A5 JP 2003207376 A JP2003207376 A JP 2003207376A JP 2003207376 A JP2003207376 A JP 2003207376A JP 2004145281 A5 JP2004145281 A5 JP 2004145281A5
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- potential
- transistor
- electrode
- control terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000003990 capacitor Substances 0.000 claims 11
Claims (16)
第３の端子と第４の端子とを備えた第２のトランジスタと、
第１の電極と第２の電極とを備え、前記第１の制御用端子に前記第１の電極が接続された容量素子と、を含む単位回路を複数備えた電子回路の駆動方法であって、
前記第３の端子を前記第４の端子を介して所定電位に電気的に接続した状態で、前記第１の制御用端子を第１の電位に設定する第１のステップと、
前記第３の端子を前記所定電位から電気的に切り離した状態とし、前記第２の電極を電位を第２の電位から第３の電位に変化させることにより前記第１の制御用端子を前記第１の電位から変化させる第２のステップと、を含むこと、
を特徴とする電子回路の駆動方法。A first transistor having a first terminal, a second terminal, and a first control terminal;
A second transistor comprising a third terminal and a fourth terminal;
An electronic circuit driving method comprising a plurality of unit circuits each including a first electrode and a second electrode, and a capacitive element having the first electrode connected to the first control terminal. ,
A first step of setting the first control terminal to a first potential in a state in which the third terminal is electrically connected to a predetermined potential via the fourth terminal;
The third terminal is electrically disconnected from the predetermined potential, and the second electrode is changed from the second potential to the third potential by changing the second electrode from the second potential to the first control terminal. A second step of changing from a potential of 1;
An electronic circuit driving method characterized by the above.
第１の電極と第２の電極とを備え、前記第１の制御用端子に前記第１の電極が接続された容量素子と、
第３の端子と第４の端子とを備え、前記容量素子と所定電位との間に配置された第２のトランジスタと、
を含む単位回路を複数含む電子回路の駆動方法であって、
前記第３の端子を前記第４の端子を介して前記所定電位に電気的に接続した状態で、前記第１の制御用端子を第１の電位に設定する第１のステップと、
前記第３の端子を前記所定電位から電気的に切り離した状態として、前記第１の制御用端子を前記第１の電位から変化させる第２のステップと、を含むこと、
を特徴とする電子回路の駆動方法。A first transistor having a first terminal, a second terminal, and a first control terminal;
A capacitive element comprising a first electrode and a second electrode, wherein the first electrode is connected to the first control terminal;
A second transistor comprising a third terminal and a fourth terminal, the second transistor being disposed between the capacitive element and a predetermined potential;
A method for driving an electronic circuit including a plurality of unit circuits including:
A first step of setting the first control terminal to a first potential in a state in which the third terminal is electrically connected to the predetermined potential via the fourth terminal;
Including a second step of changing the first control terminal from the first potential in a state where the third terminal is electrically disconnected from the predetermined potential.
An electronic circuit driving method characterized by the above.
第１の電極と第２の電極とを備え、前記第１の電極が前記第１の制御用端子に接続された容量素子と、
前記容量素子と所定電位との間に配置され、第３の端子と第４の端子とを備えた第２のトランジスタと、を含む単位回路を複数個備えた電子回路の駆動方法であって、
前記第３の端子を前記第４の端子を介して前記所定電位に電気的に接続した状態で、前記第１の制御用端子を第１の電位に設定する第１のステップと、
前記第３の端子を前記所定電位から電気的に切り離した状態で、前記第２の電極の電位を第２の電位から第３の電位に変化させることにより前記第１の制御用端子を前記第１の電位から変化させる第２のステップと、を含むこと、
を特徴とする電子回路の駆動方法。A first transistor having a first terminal, a second terminal, and a first control terminal;
A capacitive element comprising a first electrode and a second electrode, wherein the first electrode is connected to the first control terminal;
A method of driving an electronic circuit comprising a plurality of unit circuits that are arranged between the capacitive element and a predetermined potential and includes a second transistor having a third terminal and a fourth terminal,
A first step of setting the first control terminal to a first potential in a state in which the third terminal is electrically connected to the predetermined potential via the fourth terminal;
The first control terminal is changed to the third potential by changing the potential of the second electrode from the second potential to the third potential in a state where the third terminal is electrically disconnected from the predetermined potential. A second step of changing from a potential of 1;
An electronic circuit driving method characterized by the above.
前記第１のステップにより、前記第２の電極の電位を前記第２の電位に設定すること、
を特徴とする電子回路の駆動方法。The method for driving an electronic circuit according to claim 3,
Setting the potential of the second electrode to the second potential by the first step;
An electronic circuit driving method characterized by the above.
前記単位回路は、さらに第３のトランジスタを含み、前記第３のトランジスタは、第５の端子と第６の端子とを備え、前記第５の端子は前記第２の電極に接続されており、
前記第１のステップを行っている期間の少なくとも一部において、前記第３のトランジスタをオフ状態とし、
前記第２のステップを行っている期間の少なくとも一部において、前記第３のトランジスタをオフ状態とすること、
を特徴とする電子回路の駆動方法。The method of driving an electronic circuit according to claim 3 or 4,
The unit circuit further includes a third transistor, and the third transistor includes a fifth terminal and a sixth terminal, and the fifth terminal is connected to the second electrode;
In at least part of the period during which the first step is performed, the third transistor is turned off,
Turning off the third transistor in at least part of a period in which the second step is performed;
An electronic circuit driving method characterized by the above.
前記第１の電位は、前記第１のトランジスタの閾値電圧に対応していること、
を特徴とする電子回路の駆動方法。The method for driving an electronic circuit according to any one of claims 1 to 5,
The first potential corresponds to a threshold voltage of the first transistor;
An electronic circuit driving method characterized by the above.
前記複数の単位回路の各々は、
第１の端子と第２の端子と第１の制御用端子とを備えた第１のトランジスタと、
第１の電極と第２の電極とを備え、前記第１の電極が前記第１の制御用端子に接続された容量素子と、
前記容量素子と所定電位との間に配置され、第３の端子と第４の端子とを備えた第２のトランジスタと、を含み、
第１の期間に、前記第３の端子が前記第４の端子を介して前記所定電位に電気的に接続された状態で、前記第１の制御用端子が第１の電位に設定され、
第２の期間に、前記第３の端子を前記所定電位から電気的に切り離した状態で、前記第２の電極の電位が第２の電位から第３の電位に変化することにより前記第１の制御用端子が前記第１の電位から変化すること、
を特徴とする電子回路。An electronic circuit comprising a plurality of unit circuits,
Each of the plurality of unit circuits is
A first transistor having a first terminal, a second terminal, and a first control terminal;
A capacitive element comprising a first electrode and a second electrode, wherein the first electrode is connected to the first control terminal;
A second transistor disposed between the capacitive element and a predetermined potential and having a third terminal and a fourth terminal;
In the first period, the first control terminal is set to the first potential while the third terminal is electrically connected to the predetermined potential via the fourth terminal,
In the second period, the potential of the second electrode is changed from the second potential to the third potential in a state where the third terminal is electrically disconnected from the predetermined potential. The control terminal changes from the first potential;
An electronic circuit characterized by
前記複数の単位回路の各々は、さらに第３のトランジスタを含み、
前記第３のトランジスタは、第５の端子と第６の端子とを備え、
前記第５の端子が前記第２の電極に接続されており、
前記第１の期間の少なくとも一部において、前記第３のトランジスタはオフ状態とされ、
前記第２の期間の少なくとも一部において、前記第３のトランジスタはオン状態とされること、
を特徴とする電子回路。The electronic circuit according to claim 7.
Each of the plurality of unit circuits further includes a third transistor,
The third transistor includes a fifth terminal and a sixth terminal,
The fifth terminal is connected to the second electrode;
In at least part of the first period, the third transistor is turned off;
The third transistor is turned on in at least part of the second period;
An electronic circuit characterized by
複数のデータ線と、
複数の画素回路と、を備え、
前記複数の画素回路の各々は、
第１の端子と第２の端子と第１の制御用端子とを備えた第１のトランジスタと、
第３の端子と第４の端子とを備えた第２のトランジスタと、
第５の端子と第６の端子とを備えた第３のトランジスタと、
前記第１の制御用端子に接続された容量素子と、
電気光学素子と、を含み、
前記第３のトランジスタは前記容量素子と前記複数のデータ線のうちの一つのデータ線との間に配置され、
前記第２のトランジスタは所定電位と前記容量素子との間に配置され、
第１の期間に、前記第２のトランジスタを介して前記容量素子は前記所定電位に電気的に接続されるとともに、前記第１の制御用端子の電位は第１の電位に設定され、
第２の期間に、前記第３のトランジスタを介して前記一つのデータ線からデータ信号が前記容量素子に供給されることにより、前記第１の制御用端子の電位は前記第１の電位から前記データ信号に対応した電位に変化すること、
を特徴とする電気光学装置。A plurality of scan lines;
Multiple data lines,
A plurality of pixel circuits,
Each of the plurality of pixel circuits is
A first transistor having a first terminal, a second terminal, and a first control terminal;
A second transistor comprising a third terminal and a fourth terminal;
A third transistor having a fifth terminal and a sixth terminal;
A capacitive element connected to the first control terminal;
An electro-optic element,
The third transistor is disposed between the capacitive element and one data line of the plurality of data lines,
The second transistor is disposed between a predetermined potential and the capacitor;
In the first period, the capacitive element is electrically connected to the predetermined potential via the second transistor, and the potential of the first control terminal is set to the first potential.
In the second period, a data signal is supplied from the one data line to the capacitor through the third transistor, so that the potential of the first control terminal is changed from the first potential to the first potential. Changing to a potential corresponding to the data signal,
An electro-optical device.
複数のデータ線と、
複数の画素回路と、
複数の第１の電源線と、
複数の第２の電源線と、を備え、
前記複数の画素回路の各々は、
第１の端子と第２の端子と第１の制御用端子とを備えた第１のトランジスタと、
第３の端子と第４の端子とを備えた第２のトランジスタと、
第５の端子と第６の端子とを備えた第３のトランジスタと、
前記第１の制御用端子に接続された容量素子と、
電気光学素子と、を含み、
前記第３のトランジスタは前記容量素子と前記複数のデータ線のうちの一つのデータ線との間に配置され、
前記第２のトランジスタは前記複数の第１の電源線のうちの一つの第１の電源線と前記容量素子との間に配置され、
前記第１のトランジスタは前記複数の第２の電源線のうちの一つの第２の電源線と前記電気光学素子との間に配置され、
第１の期間に、前記第２のトランジスタを介して前記容量素子は前記一つの第１の電源線に電気的に接続されるとともに、前記第１の制御用端子の電位は第１の電位に設定され、
第２の期間に、前記第３のトランジスタを介して前記一つのデータ線からデータ信号が前記容量素子に供給されることにより、前記第１の制御用端子の電位は前記第１の電位から前記データ信号に対応した電位に変化すること、
を特徴とする電気光学装置。A plurality of scan lines;
Multiple data lines,
A plurality of pixel circuits;
A plurality of first power lines;
A plurality of second power lines,
Each of the plurality of pixel circuits is
A first transistor having a first terminal, a second terminal, and a first control terminal;
A second transistor comprising a third terminal and a fourth terminal;
A third transistor having a fifth terminal and a sixth terminal;
A capacitive element connected to the first control terminal;
An electro-optic element,
The third transistor is disposed between the capacitive element and one data line of the plurality of data lines,
The second transistor is disposed between a first power line of the plurality of first power lines and the capacitor.
The first transistor is disposed between one second power line of the plurality of second power lines and the electro-optic element.
In the first period, the capacitive element is electrically connected to the one first power supply line via the second transistor, and the potential of the first control terminal is set to the first potential. Set,
In the second period, a data signal is supplied from the one data line to the capacitor through the third transistor, so that the potential of the first control terminal is changed from the first potential to the first potential. Changing to a potential corresponding to the data signal,
An electro-optical device.
複数のデータ線と、
複数の画素回路と、を備え、
前記複数の画素回路の各々は、
第１の端子と第２の端子と第１の制御用端子とを備えた第１のトランジスタと、
第３の端子と第４の端子とを備えた第２のトランジスタと、
第５の端子と第６の端子とを備えた第３のトランジスタと、
前記第１の制御用端子に接続された容量素子と、
電気光学素子と、を含み、
前記第３のトランジスタは前記容量素子と前記複数のデータ線のうちの一つのデータ線との間に配置され、
前記第２のトランジスタは所定電位と前記容量素子との間に配置され、
前記第１の制御用端子は、前記容量素子の第１の電極に接続され、
前記第５の端子は、前記容量素子の第２の電極に接続され、
前記第６の端子は、前記複数のデータ線のうちの一つのデータ線に接続され、
第１の期間に、前記第２のトランジスタを介して前記容量素子は前記所定電位に電気的に接続されるとともに、前記第１の制御用端子及び前記第２の電極の電位は、それぞれ第１の電位及び第２の電位に設定され、
第２の期間に、前記第３のトランジスタを介して前記一つのデータ線からデータ信号が前記容量素子に供給されることにより、前記第２の電極の電位は、前記第２の電位から第３の電位に変化することにより前記第１の制御用端子の電位は前記第１の電位から第４の電位に変化すること、
を特徴とする電気光学装置。A plurality of scan lines;
Multiple data lines,
A plurality of pixel circuits,
Each of the plurality of pixel circuits is
A first transistor having a first terminal, a second terminal, and a first control terminal;
A second transistor comprising a third terminal and a fourth terminal;
A third transistor having a fifth terminal and a sixth terminal;
A capacitive element connected to the first control terminal;
An electro-optic element,
The third transistor is disposed between the capacitive element and one data line of the plurality of data lines,
The second transistor is disposed between a predetermined potential and the capacitor;
The first control terminal is connected to the first electrode of the capacitive element;
The fifth terminal is connected to a second electrode of the capacitor;
The sixth terminal is connected to one data line of the plurality of data lines,
In the first period, the capacitive element is electrically connected to the predetermined potential through the second transistor, and the potentials of the first control terminal and the second electrode are respectively set to the first potential. And a second potential,
In the second period, a data signal is supplied from the one data line to the capacitor through the third transistor, so that the potential of the second electrode is changed from the second potential to the third potential. The potential of the first control terminal changes from the first potential to the fourth potential.
An electro-optical device.
複数のデータ線と、
複数の画素回路と、
複数の第１の電源線と、
複数の第２の電源線と、を備え、
前記複数の画素回路の各々は、
第１の端子と第２の端子と第１の制御用端子とを備えた第１のトランジスタと、
第３の端子と第４の端子とを備えた第２のトランジスタと、
第５の端子と第６の端子とを備えた第３のトランジスタと、
前記第１の制御用端子に接続された容量素子と、
電気光学素子と、を含み、
前記第３のトランジスタは前記容量素子と前記複数のデータ線のうちの一つのデータ線との間に配置され、
前記第２のトランジスタは前記複数の第１の電源線のうち一つの第１の電源線と前記容量素子との間に配置され、
前記第１の制御用端子は、前記容量素子の第１の電極に接続され、
前記第５の端子は、前記容量素子の第２の電極に接続され、
前記第６の端子は、前記複数のデータ線のうちの一つのデータ線に接続され、
第１の期間に、前記第２のトランジスタを介して前記容量素子は前記一つの第１の電源線に電気的に接続されるとともに、前記第１の制御用端子及び前記第２の電極の電位は、それぞれ、第１の電位及び第２の電位に設定され、
第２の期間に、前記第３のトランジスタを介して前記一つのデータ線からデータ信号が前記容量素子に供給されることにより、前記第２の電極の電位は、前記第２の電位から第３の電位に変化することにより前記第１の制御用端子の電位は前記第１の電位から第４の電位に変化すること、
を特徴とする電気光学装置。A plurality of scan lines;
Multiple data lines,
A plurality of pixel circuits;
A plurality of first power lines;
A plurality of second power lines,
Each of the plurality of pixel circuits is
A first transistor having a first terminal, a second terminal, and a first control terminal;
A second transistor comprising a third terminal and a fourth terminal;
A third transistor having a fifth terminal and a sixth terminal;
A capacitive element connected to the first control terminal;
An electro-optic element,
The third transistor is disposed between the capacitive element and one data line of the plurality of data lines,
The second transistor is disposed between one of the plurality of first power supply lines and the capacitor.
The first control terminal is connected to the first electrode of the capacitive element;
The fifth terminal is connected to a second electrode of the capacitor;
The sixth terminal is connected to one data line of the plurality of data lines,
In the first period, the capacitor is electrically connected to the first power supply line through the second transistor, and the potentials of the first control terminal and the second electrode Are respectively set to a first potential and a second potential,
In the second period, a data signal is supplied from the one data line to the capacitor through the third transistor, so that the potential of the second electrode is changed from the second potential to the third potential. The potential of the first control terminal changes from the first potential to the fourth potential.
An electro-optical device.
前記第１の期間に、前記第３の端子は前記第４の端子を介して前記所定電位に電気的に接続されること、
を特徴とする電気光学装置。The electro-optical device according to claim 11.
In the first period, the third terminal is electrically connected to the predetermined potential via the fourth terminal;
An electro-optical device.
前記第４の電位に応じた電流レベルを有する駆動電流が前記電気光学素子に供給されること、
を特徴とする電気光学装置。The electro-optical device according to claim 11,
A driving current having a current level corresponding to the fourth potential is supplied to the electro-optic element;
An electro-optical device.
前記第１の電位は、前記第１のトランジスタの閾値電圧に対応していること、
を特徴とする電気光学装置。The electro-optical device according to claim 9,
The first potential corresponds to a threshold voltage of the first transistor;
An electro-optical device.
を特徴とする電子機器。Mounting the electronic circuit according to claim 7 or 8 or the electro-optical device according to any one of claims 9 to 15;
Electronic equipment characterized by
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003207376A JP2004145281A (en) | 2002-08-30 | 2003-08-12 | Electronic circuit, method for driving electronic circuit, electrooptical device, method for driving electrooptical device, and electronic apparatus |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002255251 | 2002-08-30 | ||
| JP2003207376A JP2004145281A (en) | 2002-08-30 | 2003-08-12 | Electronic circuit, method for driving electronic circuit, electrooptical device, method for driving electrooptical device, and electronic apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004145281A JP2004145281A (en) | 2004-05-20 |
| JP2004145281A5 true JP2004145281A5 (en) | 2005-11-04 |
Family
ID=32472885
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003207376A Withdrawn JP2004145281A (en) | 2002-08-30 | 2003-08-12 | Electronic circuit, method for driving electronic circuit, electrooptical device, method for driving electrooptical device, and electronic apparatus |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2004145281A (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI467541B (en) * | 2004-09-16 | 2015-01-01 | Semiconductor Energy Lab | Display device and driving method of the same |
| US8619007B2 (en) | 2005-03-31 | 2013-12-31 | Lg Display Co., Ltd. | Electro-luminescence display device for implementing compact panel and driving method thereof |
| DE102006014873B4 (en) * | 2005-03-31 | 2019-01-03 | Lg Display Co., Ltd. | Driving method for an electroluminescent display device |
| KR101213937B1 (en) | 2005-04-18 | 2012-12-18 | 엘지디스플레이 주식회사 | Electro-luminescence display device |
| JP2007225653A (en) * | 2006-02-21 | 2007-09-06 | Seiko Epson Corp | Electrooptical device and its driving method, and electronic equipment |
| KR100867926B1 (en) | 2007-06-21 | 2008-11-10 | 삼성에스디아이 주식회사 | Organic light emitting diode display device and fabrication method of the same |
| KR100882907B1 (en) | 2007-06-21 | 2009-02-10 | 삼성모바일디스플레이주식회사 | Organic Light Emitting Diode Display Device |
| CN103295519B (en) * | 2012-03-05 | 2015-11-04 | 群康科技(深圳)有限公司 | Display and driving pixels approach |
-
2003
- 2003-08-12 JP JP2003207376A patent/JP2004145281A/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4770900B2 (en) | Electro-optical device and electronic apparatus | |
| CN100511345C (en) | Electronic circuit, electrooptics appareatus, driving method and electronic apparatus thereof | |
| WO2006060519A3 (en) | Circuits including switches for electronic devices and methods of using the electronic devices | |
| US10210944B2 (en) | Inverter and method for driving the inverter, gate on array unit and gate on array circuit | |
| JP2002169510A5 (en) | ||
| EP1533782A3 (en) | Light emitting display and driving method thereof | |
| JP2007041571A5 (en) | ||
| JP2013088610A5 (en) | ||
| JP2008241832A5 (en) | ||
| TW200707381A (en) | Electronic circuit, method of driving electronic circuit, electro-optical device, and electronic apparatus | |
| JP2007298973A5 (en) | ||
| TW200627343A (en) | Unit circuit, method of controlling unit circuir, electronic device, and electronic apparatus | |
| JP2006154066A5 (en) | ||
| JP2007279748A (en) | Display apparatus | |
| US9740349B2 (en) | Touch driving apparatus, touch driving method and touch display system | |
| JP2004126526A5 (en) | ||
| JP2005326883A5 (en) | ||
| JP2002323873A5 (en) | ||
| JP2008083320A5 (en) | ||
| JP2004145281A5 (en) | ||
| TWI585567B (en) | Voltage adjust apparatus for electronic device | |
| JP2005275056A5 (en) | ||
| JP2015060216A (en) | Display device | |
| JP2006011386A5 (en) | ||
| JP2011145447A (en) | Display element drive circuit, electro-optical device, and electronic apparatus |