JP2004129387A - Power supply apparatus - Google Patents

Power supply apparatus Download PDF

Info

Publication number
JP2004129387A
JP2004129387A JP2002290067A JP2002290067A JP2004129387A JP 2004129387 A JP2004129387 A JP 2004129387A JP 2002290067 A JP2002290067 A JP 2002290067A JP 2002290067 A JP2002290067 A JP 2002290067A JP 2004129387 A JP2004129387 A JP 2004129387A
Authority
JP
Japan
Prior art keywords
voltage
power supply
switch
capacitor
capacitors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002290067A
Other languages
Japanese (ja)
Inventor
Atsushi Kobayashi
小林 淳
Akihiro Kyogoku
京極 章弘
Hirobumi Noma
野間 博文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2002290067A priority Critical patent/JP2004129387A/en
Publication of JP2004129387A publication Critical patent/JP2004129387A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Air Conditioning Control Device (AREA)
  • Rectifiers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power supply apparatus which can clear harmonics regulations using a simple structure, in a power supply which subjects the power voltage to voltage-doubler-rectification and outputs a high DC voltage. <P>SOLUTION: Switches SW1, SW2 are provided between junctions of each input terminal of a rectifying circuit 2 and voltage doubler rectification capacitors 4, 5. By controlling switches SW1, SW2 so as to be off for a prescribed time when powered up, cost reductions can be realized with the voltage doubler rectifying capacitors of low withstand voltage. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は、一定の交流電源から所望の電圧の直流に変換する電源装置に関する。
【0002】
【従来の技術】
空調装置等の電気機器に用いる電源装置においては高調波規制をクリアする必要があるが、この高調波規制をクリアする一つの手段として、下記のようなものがあった。
【0003】
図4は、従来の電源装置の構成を示している。
【0004】
図中、交流電源1はリアクトル3を介して2組のダイオードハーフブリッジからなる整流回路2の入力端(各ハーフブリッジの中点)に接続され、さらに直列に接続された倍電圧整流用のコンデンサ4およびコンデンサ5が、整流回路2の出力端に接続される。
【0005】
スイッチSW11は整流回路2の入力端間に接続され、スイッチSW12は整流回路2の入力端の1つと、倍電圧整流用のコンデンサ4およびコンデンサ5間の接続点との間に接続されている。
【0006】
この電源装置では、スイッチSW12のオン・オフにより、全波整流と倍電圧整流を切換え、またスイッチSW11のオン・オフによりパルス幅(PWM)を制御し、力率改善及び昇圧機能を実現し、出力電圧の可変範囲を拡大している。
【0007】
すなわち、負荷の要求する電圧値が小さいときにはスイッチSW12をオフすることにより全波整流モードで動作し、負荷の要求する電圧値が大きいときにはスイッチSW12をオンすることにより倍電圧整流モードで動作することにより、出力電圧の可変範囲を拡大している(例えば、特許文献1参照)。
【0008】
【特許文献1】
特開2000−188867号公報
【0009】
【発明が解決しようとする課題】
しかしながら、図4に示す従来の電源装置には次のような問題がある。
【0010】
すなわち、スイッチSW12がオンの状態で電源が投入された場合、もしくは電源投入後すぐにスイッチSW12をオンした場合、交流電源1−リアクトル3−整流回路2を構成するダイオード−倍電圧整流用コンデンサ4−スイッチSW12−交流電源1の経路(経路1)、および、交流電源1−スイッチSW12−倍電圧整流用コンデンサ5−整流回路2を構成するダイオード−リアクトル3−交流電源1の経路(経路2)で、それぞれ倍電圧整流用コンデンサ4、倍電圧整流用コンデンサ5の充電電流が流れる。
【0011】
この充電電流によりリアクトル3に蓄積された電流エネルギーは、それぞれ、倍電圧整流用コンデンサ4および倍電圧整流用コンデンサ5に供給され各コンデンサ両端の電圧は上昇する。
【0012】
図5は、電源投入時の、電源電圧、リアクトル3を流れる電流(入力電流)、コンデンサ4、コンデンサ5のそれぞれの端子間電圧、出力電圧(コンデンサ4、コンデンサ5の両端電圧)の波形を示した図で、交流電源を100Vとする空調装置等の電気機器に用いる電源装置の電源電圧のばらつき+15%を考慮し、交流電源1の電圧を115Vとした場合の一例である。
【0013】
同図に示すように、電源電圧が正の場合、上記(経路1)でリアクトル3へ流れる電流によりコンデンサ4の端子間電圧が上昇し、半サイクル後に電源電圧が負になった場合、(経路2)でリアクトル3へ流れる電流によりコンデンサ5の端子間電圧が上昇し、それぞれピーク電圧は200Vを超え、その合成電圧になる出力電圧のピーク電圧は400Vを超える。
【0014】
以上のように、倍電圧整流用コンデンサの耐電圧は電源投入時に必要な耐電圧により決定され、通常動作時に必要とする以上の耐電圧が要求され、コストアップになるという課題があった。
【0015】
本発明は上記課題を解決するもので、その目的とするところは、簡易な構成で高調波規制をクリアする電源装置を、安価に提供することにある。
【0016】
【課題を解決するための手段】
上記課題を解決するために本発明に係る電源装置は、2つの入力端と2つの出力端とを有し、リアクトルを介して交流電源に接続されて交流電源電圧を直流電圧に変換する整流回路と、互いに直列に接続される複数の倍電圧整流用コンデンサからなり、前記整流回路の2つの出力端間に接続されたコンデンサ回路と、前記整流回路の一方の入力端と、前記コンデンサ回路内のコンデンサ間の一つの接続点との間に接続された第1のスイッチ手段と、整流回路の他方の入力端と、前記コンデンサ回路内のコンデンサ間の前記接続点との間に接続された第2のスイッチ手段と、前記第1及び第2のスイッチ手段の開閉を制御する制御手段を備え、電源投入後一定時間、前記第1及び第2のスイッチ手段のオンを禁止するスイッチオン禁止手段を備え、前記コンデンサの耐電圧を通常の倍電圧整流用コンデンサに必要とする耐電圧以下としたものである。
【0017】
この構成をなすことにより、コンデンサへ印加される電圧を低減し、耐電圧の低いコンデンサで電源装置を構成できる。
【0018】
【発明の実施の形態】
以下、本発明の実施の形態について図面を参照して説明する。
【0019】
(実施の形態)
図1は本発明に係る電源装置の回路構成の概略を示した図である。
【0020】
同図に示すように、交流電源1はリアクトル3を介して2組のダイオードハーフブリッジからなる整流回路2の入力端(各ハーフブリッジの中点)に接続され、さらに、直列に接続された倍電圧整流用のコンデンサ4およびコンデンサ5は、整流回路2の出力端に接続される。
【0021】
スイッチSW1、SW2は、整流回路2の各入力端とコンデンサ4およびコンデンサ5の間の接続点との間にそれぞれ接続される。
【0022】
6はスイッチSW1のパルス幅の制御及び、スイッチSW2のオン・オフを制御する制御装置、7は電源投入後一定時間、スイッチSW1およびSW2のオンを禁止する様に制御信号を制御装置6へ出力するスイッチオン禁止手段である。
【0023】
電源装置は交流電源1からの電圧を整流して負荷8の要求する大きさの直流電圧を出力する。
【0024】
負荷8には、空調装置のコンプレッサやDCモータを駆動するためのインバータ等が含まれる。
【0025】
以上のように構成される電源装置は、制御装置6によりスイッチSW1、SW2のオン・オフを制御することで、出力電圧を制御できる。
【0026】
例えば、スイッチSW2を常時オフに制御した状態で、スイッチSW1をパルス幅制御した場合、スイッチSW1のデューティが0%の場合は電源電圧の√2倍、デューティが100%の場合は倍電圧整流回路と等価となり電源電圧の約2√2倍の出力電圧となり、スイッチSW1をパルス幅制御することにより、電源電圧の√2倍から約2√2倍の範囲の出力電圧が得られる。
【0027】
一方、スイッチSW2を常時オンに制御した状態では、倍電圧整流回路ベースの回路構成となる。
【0028】
この状態でスイッチSW1をパルス幅制御した場合、スイッチSW1がオン状態では交流電源1−リアクトル3−スイッチSW1−スイッチSW2の経路で短絡電流が流れ、リアクトル3に電流エネルギーが蓄積される。
【0029】
スイッチSW1がオフ状態になるとリアクトル3に蓄積された電流エネルギーが倍電圧整流用コンデンサ4、5へ供給され、出力電圧が上昇し、電源電圧の2√2倍以上の出力電圧を得ることができる。
【0030】
図2は、スイッチSW1をパルス幅制御、スイッチSW2を常時オフに制御した場合の、電源電圧、入力電流、出力電圧、コンデンサ4、5の接続点の電圧の各々の波形を示した図であり、電源電圧の半周期毎に1回制御装置6からスイッチSW1へオン信号を出力するよう制御した場合である。
【0031】
図に示すように、スイッチSW1の制御パルスによって、入力電流は、電源電圧がコンデンサ4、5の中点電圧以上になった時点から流れ始める。
【0032】
つまり、期間Aの間、余分に入力電流を導通させることが可能となり、このように電流導通期間を拡張できることから力率を改善できる。
【0033】
さらに、入力電流の波形を電源電圧の波形に近づけることができるため高周波規制をクリアすることができる。
【0034】
スイッチSW2を常時オンに制御した場合も同様に、スイッチSW1の制御パルスによって電流導通期間を拡張でき、入力電流の波形を電源電圧の波形に近づけることができるため力率の改善、高周波規制のクリアが可能となる。
【0035】
次に、電源投入時の動作について説明する。
【0036】
図1において、スイッチSW1、スイッチSW2は、制御装置6およびスイッチオン禁止手段7により、電源投入時より一定時間オンしないように制御される。
【0037】
電源が投入されると、交流電源1−リアクトル3−整流回路2を構成するダイオード−倍電圧整流用コンデンサ4−倍電圧整流用コンデンサ5−整流回路2を構成する別のダイオード−交流電源1の経路で直列に接続されたコンデンサ4、コンデンサ5の充電電流が流れる。
【0038】
充電電流によりリアクトル3に蓄積された電流エネルギーは、コンデンサ4、コンデンサ5の直列回路に供給され、その両端の電圧である出力電圧は上昇する。
【0039】
図3は、電源投入時の、電源電圧、リアクトル3を流れる電流(入力電流)、コンデンサ4、コンデンサ5のそれぞれの端子間電圧、出力電圧(コンデンサ4、コンデンサ5の両端電圧)の波形を示した図で、交流電源1の電圧を115Vの場合の一例である。
【0040】
同図に示すように、電源投入直後、リアクトル3へ流れる電流により出力電圧が上昇し、そのピーク電圧は約260Vになっている。
【0041】
この時の、コンデンサ4、コンデンサ5のそれぞれの端子間電圧は出力電圧のおよそ1/2となり、そのピーク電圧は約130Vである。
【0042】
従って、コンデンサ4、コンデンサ5の耐電圧は130V以上あれば良いことになるが、従来例で説明したように、スイッチSW2を常時オンに制御した倍電圧整流モードでスイッチSW1をパルス幅制御し、出力電圧を昇圧した場合の各コンデンサの耐電圧が180V程度必要になることから、コンデンサの耐電圧は約180Vとなる。
【0043】
これに対して、電源投入後、一定時間のみスイッチSW1、スイッチSW2を駆動せず、しかる後にスイッチSW1、スイッチSW2をオンすると、コンデンサ4、コンデンサ5は充電されているため充電電流は流れず、出力電圧が昇圧されることはない。
【0044】
以上のように、電源投入時、制御装置6、スイッチオン禁止手段7によりスイッチSW1、スイッチSW2を一定時間オフに制御する構成とすることにより、電源投入時にコンデンサに印加される電圧を低減でき、従来例では約200V以上の耐電圧が必要であったものが180Vの耐電圧とすることができる。
【0045】
【発明の効果】
本発明の電源装置によれば、力率改善及び昇圧機能を実現し、広範囲な出力電圧を有したまま、倍電圧整流用コンデンサを、その耐電圧を通常の倍電圧整流用コンデンサが必要とする耐電圧以下のもので構成することができ、コストの低減が可能となる。
【図面の簡単な説明】
【図1】本発明の電源装置の回路構成図
【図2】本発明の電源装置の通常運転時のスイッチ動作と各種波形(電源電圧、出力電圧、入力電流等の波形)図
【図3】本発明の電源装置の電源投入時のスイッチ動作と各種波形(電源電圧、出力電圧、入力電流等の波形)図
【図4】従来の電源装置の回路構成図
【図5】従来の電源装置の電源投入時の各種波形(電源電圧、出力電圧、入力電流等の波形)図
【符号の説明】
1 交流電源
2 整流回路
3 リアクトル
4、5 コンデンサ
6 制御装置
7 スイッチオン禁止手段
8 負荷
SW1、SW2 スイッチ
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a power supply device for converting a constant AC power supply to a DC having a desired voltage.
[0002]
[Prior art]
A power supply device used for an electric device such as an air conditioner needs to clear the harmonic regulation. One means for clearing the harmonic regulation is as follows.
[0003]
FIG. 4 shows a configuration of a conventional power supply device.
[0004]
In the figure, an AC power supply 1 is connected via a reactor 3 to an input terminal (middle point of each half bridge) of a rectifier circuit 2 composed of two sets of diode half bridges, and is further connected in series with a capacitor for voltage doubler rectification. 4 and a capacitor 5 are connected to the output terminal of the rectifier circuit 2.
[0005]
The switch SW11 is connected between the input terminals of the rectifier circuit 2, and the switch SW12 is connected between one of the input terminals of the rectifier circuit 2 and a connection point between the capacitor 4 and the capacitor 5 for voltage doubling.
[0006]
In this power supply device, full-wave rectification and voltage doubler rectification are switched by turning on / off the switch SW12, and the pulse width (PWM) is controlled by turning on / off the switch SW11, thereby realizing a power factor improvement and boosting function. The variable range of the output voltage is expanded.
[0007]
That is, when the voltage value required by the load is small, the switch SW12 is turned off to operate in the full-wave rectification mode, and when the voltage value required by the load is large, the switch SW12 is turned on to operate in the double voltage rectification mode. Thus, the variable range of the output voltage is expanded (for example, see Patent Document 1).
[0008]
[Patent Document 1]
JP 2000-188867 A
[Problems to be solved by the invention]
However, the conventional power supply device shown in FIG. 4 has the following problem.
[0010]
That is, when the power is turned on while the switch SW12 is on, or when the switch SW12 is turned on immediately after the power is turned on, the AC power supply 1-the reactor 3-the diode constituting the rectifier circuit 2-the capacitor 4 for voltage rectification. -Switch SW12-path of AC power supply 1 (path 1), and AC power supply 1-switch SW12-capacitor for voltage doubler rectification 5-diode constituting rectifier circuit 2-reactor 3-path of AC power supply 1 (path 2). Thus, charging currents of the voltage doubler rectifying capacitor 4 and the voltage doubler rectifying capacitor 5 respectively flow.
[0011]
The current energy accumulated in the reactor 3 by this charging current is supplied to the voltage doubler rectifying capacitor 4 and the voltage doubler rectifying capacitor 5, respectively, and the voltage across each capacitor rises.
[0012]
FIG. 5 shows the waveforms of the power supply voltage, the current flowing through the reactor 3 (input current), the voltage between the terminals of the capacitors 4 and 5, and the output voltage (the voltage across the capacitors 4 and 5) when the power is turned on. The figure shows an example in which the voltage of the AC power supply 1 is 115 V in consideration of a power supply voltage variation of + 15% of a power supply device used for an electric device such as an air conditioner in which the AC power supply is 100 V.
[0013]
As shown in the drawing, when the power supply voltage is positive, the voltage between the terminals of the capacitor 4 increases due to the current flowing to the reactor 3 in the above (path 1), and when the power supply voltage becomes negative after half a cycle, In 2), the current flowing through the reactor 3 causes the voltage between the terminals of the capacitor 5 to rise, the peak voltage of each of them exceeds 200 V, and the peak voltage of the output voltage that becomes the combined voltage exceeds 400 V.
[0014]
As described above, the withstand voltage of the capacitor for voltage doubler rectification is determined by the withstand voltage required at the time of turning on the power, and a withstand voltage higher than that required during normal operation is required, resulting in an increase in cost.
[0015]
An object of the present invention is to solve the above-mentioned problem, and an object of the present invention is to provide a power supply device that satisfies harmonic regulation with a simple configuration at a low cost.
[0016]
[Means for Solving the Problems]
A power supply device according to the present invention has two input terminals and two output terminals and is connected to an AC power supply via a reactor to convert an AC power supply voltage to a DC voltage. And a plurality of voltage doubler rectifying capacitors connected in series with each other, a capacitor circuit connected between two output terminals of the rectifier circuit, one input terminal of the rectifier circuit, and A first switch means connected between one connection point between the capacitors, and a second switch connected between the other input terminal of the rectifier circuit and the connection point between the capacitors in the capacitor circuit. Switch means, and control means for controlling the opening and closing of the first and second switch means, and switch-on prohibition means for prohibiting the first and second switch means from being turned on for a certain period of time after power-on. It is obtained by the following withstand voltage required for normal voltage doubler rectifier capacitor withstand voltage of the capacitor.
[0017]
With this configuration, the voltage applied to the capacitor can be reduced, and the power supply device can be configured with a capacitor having a low withstand voltage.
[0018]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
[0019]
(Embodiment)
FIG. 1 is a diagram schematically showing a circuit configuration of a power supply device according to the present invention.
[0020]
As shown in FIG. 1, an AC power supply 1 is connected via a reactor 3 to an input terminal (middle point of each half bridge) of a rectifier circuit 2 composed of two sets of diode half bridges, and is further connected in series. The capacitors 4 and 5 for voltage rectification are connected to the output terminal of the rectifier circuit 2.
[0021]
The switches SW1 and SW2 are connected between the respective input terminals of the rectifier circuit 2 and the connection points between the capacitors 4 and 5, respectively.
[0022]
Reference numeral 6 denotes a control device for controlling the pulse width of the switch SW1 and controlling ON / OFF of the switch SW2. Reference numeral 7 outputs a control signal to the control device 6 so as to inhibit the switches SW1 and SW2 from being turned on for a certain time after the power is turned on. Switch-on prohibition means.
[0023]
The power supply rectifies the voltage from the AC power supply 1 and outputs a DC voltage of a magnitude required by the load 8.
[0024]
The load 8 includes a compressor of an air conditioner, an inverter for driving a DC motor, and the like.
[0025]
The power supply device configured as described above can control the output voltage by controlling ON / OFF of the switches SW1 and SW2 by the control device 6.
[0026]
For example, if the pulse width of the switch SW1 is controlled while the switch SW2 is constantly turned off, the power supply voltage is √2 times when the duty of the switch SW1 is 0%, and the voltage doubler is rectified when the duty is 100%. The output voltage is about 2√2 times the power supply voltage, and an output voltage in the range of √2 times to about 2√2 times the power supply voltage can be obtained by controlling the pulse width of the switch SW1.
[0027]
On the other hand, when the switch SW2 is controlled to be always on, the circuit configuration is based on the voltage doubler rectifier circuit.
[0028]
When the pulse width of the switch SW1 is controlled in this state, when the switch SW1 is on, a short-circuit current flows through the path of the AC power supply 1-reactor 3-switch SW1-switch SW2, and current energy is accumulated in the reactor 3.
[0029]
When the switch SW1 is turned off, the current energy accumulated in the reactor 3 is supplied to the voltage doubler rectifying capacitors 4 and 5, the output voltage increases, and an output voltage of 2√2 or more of the power supply voltage can be obtained. .
[0030]
FIG. 2 is a diagram showing respective waveforms of a power supply voltage, an input current, an output voltage, and a voltage at a connection point of the capacitors 4 and 5 when the switch SW1 is pulse width controlled and the switch SW2 is constantly turned off. In this case, control is performed such that an ON signal is output from the control device 6 to the switch SW1 once every half cycle of the power supply voltage.
[0031]
As shown in the figure, the input current starts flowing when the power supply voltage becomes equal to or higher than the midpoint voltage of the capacitors 4 and 5 by the control pulse of the switch SW1.
[0032]
That is, during the period A, the input current can be made extra conductive, and the power factor can be improved because the current conduction period can be extended in this way.
[0033]
Further, since the waveform of the input current can be made close to the waveform of the power supply voltage, high-frequency regulation can be cleared.
[0034]
Similarly, when the switch SW2 is constantly turned on, the current conduction period can be extended by the control pulse of the switch SW1, and the input current waveform can be made closer to the power supply voltage waveform, so that the power factor is improved and the high-frequency regulation is cleared. Becomes possible.
[0035]
Next, the operation when the power is turned on will be described.
[0036]
In FIG. 1, the switch SW1 and the switch SW2 are controlled by the control device 6 and the switch-on prohibiting means 7 so as not to be turned on for a certain period of time after power-on.
[0037]
When the power is turned on, the AC power supply 1-the reactor 3-the diode constituting the rectifier circuit 2-the capacitor for voltage doubler rectification 4-the capacitor for voltage doubler rectification 5-another diode constituting the rectifier circuit 2-the AC power supply 1 The charging current of the capacitors 4 and 5 connected in series through the path flows.
[0038]
The current energy accumulated in the reactor 3 due to the charging current is supplied to a series circuit of the capacitors 4 and 5, and the output voltage, which is the voltage between both ends, increases.
[0039]
FIG. 3 shows the waveforms of the power supply voltage, the current flowing through the reactor 3 (input current), the voltage between the terminals of the capacitors 4 and 5, and the output voltage (the voltage across the capacitors 4 and 5) when the power is turned on. FIG. 3 is an example in the case where the voltage of the AC power supply 1 is 115V.
[0040]
As shown in the figure, immediately after the power is turned on, the output voltage increases due to the current flowing to the reactor 3, and its peak voltage is about 260V.
[0041]
At this time, the voltage between the terminals of the capacitor 4 and the capacitor 5 is about 1/2 of the output voltage, and the peak voltage is about 130V.
[0042]
Therefore, the withstand voltage of the capacitor 4 and the capacitor 5 only needs to be 130 V or more. However, as described in the conventional example, the pulse width of the switch SW1 is controlled in the voltage doubler rectification mode in which the switch SW2 is always turned on. When the output voltage is increased, the withstand voltage of each capacitor is required to be about 180 V, so that the withstand voltage of the capacitor is about 180 V.
[0043]
On the other hand, when the switches SW1 and SW2 are not driven only for a certain period of time after the power is turned on and the switches SW1 and SW2 are turned on after that, the charging current does not flow because the capacitors 4 and 5 are charged, The output voltage is not boosted.
[0044]
As described above, when the power is turned on, the control device 6 and the switch-on prohibiting means 7 control the switches SW1 and SW2 to be turned off for a certain period of time, so that the voltage applied to the capacitor when the power is turned on can be reduced. In the conventional example, a withstand voltage of about 200 V or more was required, but a withstand voltage of 180 V can be used.
[0045]
【The invention's effect】
ADVANTAGE OF THE INVENTION According to the power supply device of this invention, while realizing a power factor improvement and a boosting function, and having a wide range of output voltage, a capacitor for voltage doubler rectification requires a withstand voltage of a capacitor for normal voltage doubler rectification. It can be constituted by one having a withstand voltage or less, and the cost can be reduced.
[Brief description of the drawings]
FIG. 1 is a circuit configuration diagram of a power supply device of the present invention. FIG. 2 is a diagram showing a switch operation and various waveforms (waveforms of a power supply voltage, an output voltage, an input current, etc.) during a normal operation of the power supply device of the present invention. Switch operation and various waveforms (waveforms of power supply voltage, output voltage, input current, etc.) at power-on of the power supply device of the present invention. FIG. 4 is a circuit configuration diagram of a conventional power supply device. FIG. Various waveforms at power-on (waveforms of power supply voltage, output voltage, input current, etc.)
REFERENCE SIGNS LIST 1 AC power supply 2 Rectifier circuit 3 Reactor 4, 5 Capacitor 6 Controller 7 Switch-on prohibiting means 8 Load SW1, SW2 Switch

Claims (1)

2つの入力端と2つの出力端とを有し、リアクトルを介して交流電源に接続されて交流電源電圧を直流電圧に変換する整流回路と、互いに直列に接続される複数の倍電圧整流用コンデンサからなり、前記整流回路の2つの出力端間に接続されたコンデンサ回路と、前記整流回路の一方の入力端と、前記コンデンサ回路内のコンデンサ間の一つの接続点との間に接続された第1のスイッチ手段と、整流回路の他方の入力端と、前記コンデンサ回路内のコンデンサ間の前記接続点との間に接続された第2のスイッチ手段と、前記第1及び第2のスイッチ手段の開閉を制御する制御手段を備え、電源投入後一定時間、前記第1及び第2のスイッチ手段のオンを禁止するスイッチオン禁止手段を備え、前記コンデンサの耐電圧を通常の倍電圧整流用コンデンサに必要とする耐電圧以下としたことを特徴とする電源装置。A rectifier circuit having two input terminals and two output terminals, connected to an AC power supply via a reactor to convert an AC power supply voltage to a DC voltage, and a plurality of voltage doubler rectifying capacitors connected in series to each other A rectifier circuit connected between two output terminals of the rectifier circuit, one input terminal of the rectifier circuit, and a second terminal connected between one connection point between capacitors in the capacitor circuit. A first switch means, a second switch means connected between the other input terminal of the rectifier circuit and the connection point between the capacitors in the capacitor circuit, and a first switch means and a second switch means. Control means for controlling the opening and closing; switch-on prohibition means for prohibiting the first and second switch means from being turned on for a certain period of time after power is turned on; Power supply being characterized in that not more than the withstand voltage that is required capacitor.
JP2002290067A 2002-10-02 2002-10-02 Power supply apparatus Pending JP2004129387A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002290067A JP2004129387A (en) 2002-10-02 2002-10-02 Power supply apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002290067A JP2004129387A (en) 2002-10-02 2002-10-02 Power supply apparatus

Publications (1)

Publication Number Publication Date
JP2004129387A true JP2004129387A (en) 2004-04-22

Family

ID=32282061

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002290067A Pending JP2004129387A (en) 2002-10-02 2002-10-02 Power supply apparatus

Country Status (1)

Country Link
JP (1) JP2004129387A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009028053A1 (en) * 2007-08-29 2009-03-05 Mitsubishi Electric Corporation Ac/dc converter, and compressor driving unit and air conditioner utilizing the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009028053A1 (en) * 2007-08-29 2009-03-05 Mitsubishi Electric Corporation Ac/dc converter, and compressor driving unit and air conditioner utilizing the same
AU2007358398B2 (en) * 2007-08-29 2011-03-17 Mitsubishi Electric Corporation AC/DC converter, and compressor driving unit and air conditioner utilizing the same
JP4969653B2 (en) * 2007-08-29 2012-07-04 三菱電機株式会社 AC / DC converter, compressor driving device using the same, and air conditioner
US8498136B2 (en) 2007-08-29 2013-07-30 Mitsubishi Electric Corporation AC-DC converter and compressor driving apparatus and air conditioning apparatus using the same

Similar Documents

Publication Publication Date Title
US5956243A (en) Three-level boost rectifier with voltage doubling switch
JPH0865889A (en) Power converter and its method
US20080175024A1 (en) Power converter with isolated and regulation stages
KR100806774B1 (en) AC / DC converter and method of converting AC / DC using the same
US20060214513A1 (en) Converting device with power factor correcting and DC/DC converting functions
JPH11243646A (en) Converter circuit for charger
US20230249564A1 (en) Charging device and vehicle
KR20190115364A (en) Single and three phase combined charger
JP3681596B2 (en) DC power supply
JPH10271703A (en) Converter circuit for battery charger
JP3516601B2 (en) Converter circuit
US11843322B2 (en) Power converter apparatus and a method of modulating thereof
JP3901088B2 (en) Power supply circuit and electronic equipment
CN107615634B (en) Power conversion device and power supply system using same
KR100420964B1 (en) Single-stage converter compensating power factor
JP2004129387A (en) Power supply apparatus
Khodabakhsh et al. A comparative study of conventional and T-type ZVS-PWM full-bridge converters
JP4138497B2 (en) Power factor improvement method for power supply system, power supply system, switching power supply device and uninterruptible power supply device
JP4275223B2 (en) Power supply
JP3456833B2 (en) Switching power supply
JP4534354B2 (en) DC-DC converter
RU2807665C1 (en) Power factor corrector
JP2005341722A (en) Ac/dc converter
JP3288367B2 (en) Power factor improvement circuit
Nammalvar et al. Three phase high power Quality two stage boost rectifier

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040909

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050707

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060822

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060829

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20061226