JP2004054931A5 - - Google Patents

Download PDF

Info

Publication number
JP2004054931A5
JP2004054931A5 JP2003181949A JP2003181949A JP2004054931A5 JP 2004054931 A5 JP2004054931 A5 JP 2004054931A5 JP 2003181949 A JP2003181949 A JP 2003181949A JP 2003181949 A JP2003181949 A JP 2003181949A JP 2004054931 A5 JP2004054931 A5 JP 2004054931A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003181949A
Other languages
Japanese (ja)
Other versions
JP4500014B2 (ja
JP2004054931A (ja
Filing date
Publication date
Priority claimed from US10/201,180 external-priority patent/US7103728B2/en
Application filed filed Critical
Publication of JP2004054931A publication Critical patent/JP2004054931A/ja
Publication of JP2004054931A5 publication Critical patent/JP2004054931A5/ja
Application granted granted Critical
Publication of JP4500014B2 publication Critical patent/JP4500014B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2003181949A 2002-07-23 2003-06-26 分散メモリマルチプロセッサシステムにおけるメモリ移行のためのシステムおよび方法 Expired - Fee Related JP4500014B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/201,180 US7103728B2 (en) 2002-07-23 2002-07-23 System and method for memory migration in distributed-memory multi-processor systems

Publications (3)

Publication Number Publication Date
JP2004054931A JP2004054931A (ja) 2004-02-19
JP2004054931A5 true JP2004054931A5 (enExample) 2006-08-03
JP4500014B2 JP4500014B2 (ja) 2010-07-14

Family

ID=30769618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003181949A Expired - Fee Related JP4500014B2 (ja) 2002-07-23 2003-06-26 分散メモリマルチプロセッサシステムにおけるメモリ移行のためのシステムおよび方法

Country Status (2)

Country Link
US (1) US7103728B2 (enExample)
JP (1) JP4500014B2 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6959370B2 (en) * 2003-01-03 2005-10-25 Hewlett-Packard Development Company, L.P. System and method for migrating data between memories
JP3977803B2 (ja) * 2003-12-17 2007-09-19 株式会社日立製作所 バックアップシステム及び方法並びにプログラム
US8806103B2 (en) * 2004-04-28 2014-08-12 Hewlett-Packard Development Company, L.P. System and method for interleaving memory
US7882307B1 (en) * 2006-04-14 2011-02-01 Tilera Corporation Managing cache memory in a parallel processing environment
US8621120B2 (en) * 2006-04-17 2013-12-31 International Business Machines Corporation Stalling of DMA operations in order to do memory migration using a migration in progress bit in the translation control entry mechanism
US20080010417A1 (en) * 2006-04-28 2008-01-10 Zeffer Hakan E Read/Write Permission Bit Support for Efficient Hardware to Software Handover
US7734843B2 (en) * 2006-05-25 2010-06-08 International Business Machines Corporation Computer-implemented method, apparatus, and computer program product for stalling DMA operations during memory migration
JP4868246B2 (ja) * 2007-09-12 2012-02-01 エヌイーシーコンピュータテクノ株式会社 マルチプロセッサ及びメモリリプレース方法
US20090150511A1 (en) 2007-11-08 2009-06-11 Rna Networks, Inc. Network with distributed shared memory
US20090144388A1 (en) * 2007-11-08 2009-06-04 Rna Networks, Inc. Network with distributed shared memory
JP2009187272A (ja) 2008-02-06 2009-08-20 Nec Corp 分散メモリマルチプロセッサシステムにおけるメモリ移行のための装置及び方法
WO2010052799A1 (ja) * 2008-11-10 2010-05-14 富士通株式会社 情報処理装置及びメモリ制御装置
US9239765B2 (en) * 2010-08-31 2016-01-19 Avaya Inc. Application triggered state migration via hypervisor
JP5603507B2 (ja) * 2010-12-29 2014-10-08 エンパイア テクノロジー ディベロップメント エルエルシー ディレクトリベースのマルチコアアーキテクチャ上におけるキャッシュ状態の移動の加速
EP2664990A4 (en) 2011-07-28 2014-01-22 Huawei Tech Co Ltd METHOD AND DEVICE FOR PERFORMING MEMORY MIGRATION
US9135172B2 (en) 2012-08-02 2015-09-15 Qualcomm Incorporated Cache data migration in a multicore processing system
US9495301B2 (en) 2012-08-07 2016-11-15 Dell Products L.P. System and method for utilizing non-volatile memory in a cache
US9549037B2 (en) 2012-08-07 2017-01-17 Dell Products L.P. System and method for maintaining solvency within a cache
US9852073B2 (en) 2012-08-07 2017-12-26 Dell Products L.P. System and method for data redundancy within a cache
EP3206127B1 (en) 2013-11-22 2019-03-06 Huawei Technologies Co., Ltd. Method, computer, and apparatus for migrating memory data
CN105353980B (zh) * 2013-11-22 2019-10-22 华为技术有限公司 一种内存数据的迁移方法、计算机和装置
US10526785B2 (en) * 2017-04-26 2020-01-07 Opterus Research and Development, Inc. Deformable structures
US20240427702A1 (en) * 2023-06-26 2024-12-26 Google Llc Memory Copy in Mesh Networks

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62206658A (ja) * 1986-03-07 1987-09-11 Hitachi Ltd 記憶管理装置
US5146605A (en) * 1987-11-12 1992-09-08 International Business Machines Corporation Direct control facility for multiprocessor network
GB9001156D0 (en) * 1990-01-18 1990-03-21 Int Computers Ltd Memory management in a multiprocessor system
US5293607A (en) 1991-04-03 1994-03-08 Hewlett-Packard Company Flexible N-way memory interleaving
US6049851A (en) 1994-02-14 2000-04-11 Hewlett-Packard Company Method and apparatus for checking cache coherency in a computer architecture
US5530933A (en) 1994-02-24 1996-06-25 Hewlett-Packard Company Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being issued on the bus
US5530837A (en) 1994-03-28 1996-06-25 Hewlett-Packard Co. Methods and apparatus for interleaving memory transactions into an arbitrary number of banks
EP0681240B1 (en) * 1994-05-03 2001-01-10 Hewlett-Packard Company Duplicate cache tag memory system
JPH07311749A (ja) * 1994-05-19 1995-11-28 Toshiba Corp マルチプロセッサシステム及びカーネル置換方法
JP3889044B2 (ja) * 1995-05-05 2007-03-07 シリコン、グラフィクス、インコーポレイテッド 不均一メモリ・アクセス(numa)システムにおけるページ移動
US6055610A (en) * 1997-08-25 2000-04-25 Hewlett-Packard Company Distributed memory multiprocessor computer system with directory based cache coherency with ambiguous mapping of cached data to main-memory locations
JPH11238047A (ja) * 1998-02-20 1999-08-31 Nec Corp 分散共有メモリシステム及びプログラムを記録した機械読み取り可能な記録媒体
US6785783B2 (en) * 2000-11-30 2004-08-31 International Business Machines Corporation NUMA system with redundant main memory architecture

Similar Documents

Publication Publication Date Title
BE2013C067I2 (enExample)
BE2013C038I2 (enExample)
BE2013C036I2 (enExample)
JP2004130077A5 (enExample)
JP2004048679A5 (enExample)
JP2004056793A5 (enExample)
BE2011C030I2 (enExample)
BE2013C034I2 (enExample)
JP2003337802A5 (enExample)
JP2004101514A5 (enExample)
BE2012C053I2 (enExample)
JP2003333017A5 (enExample)
JP2004054931A5 (enExample)
JP2004141641A5 (enExample)
JP2004048015A5 (enExample)
JP2004007980A5 (enExample)
JP2004005398A5 (enExample)
JP2004047955A5 (enExample)
JP2003331528A5 (enExample)
JP2004005640A5 (enExample)
AU2002351829A1 (enExample)
AU2002327042A1 (enExample)
AU2002327736A1 (enExample)
ECSDI034584S (enExample)
JP2004004041A5 (enExample)