JP2003169265A - Television signal receiver - Google Patents

Television signal receiver

Info

Publication number
JP2003169265A
JP2003169265A JP2001364021A JP2001364021A JP2003169265A JP 2003169265 A JP2003169265 A JP 2003169265A JP 2001364021 A JP2001364021 A JP 2001364021A JP 2001364021 A JP2001364021 A JP 2001364021A JP 2003169265 A JP2003169265 A JP 2003169265A
Authority
JP
Japan
Prior art keywords
circuit
output
pair
intermediate frequency
television signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001364021A
Other languages
Japanese (ja)
Inventor
Masao Okumura
昌夫 奥村
Hideo Imaizumi
英雄 今泉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP2001364021A priority Critical patent/JP2003169265A/en
Publication of JP2003169265A publication Critical patent/JP2003169265A/en
Pending legal-status Critical Current

Links

Landscapes

  • Superheterodyne Receivers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a television signal receiver that can eliminate the effect of reduction in a dynamic range of an intermediate frequency amplifier circuit and mutual interference between circuits or the like. <P>SOLUTION: The television signal receiver is configured with an IC integrating a tuner circuit 10, a VIF amplifier 30, a video wave circuit 31 and an audio circuit 40 into a single chip. A pair of balanced outputs are adopted for the outputs of the tuner circuit 10. This pair of balanced outputs are outputted to IF output terminals 25, 26 and also fed to a pair of input terminals of the VIF amplifier 30 through a SAW filter 27 and IF input terminals 28, 29. <P>COPYRIGHT: (C)2003,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、テレビジョン信号
受信装置に関し、特に、チューナー回路、中間周波数増
幅回路、映像検波回路及び音声回路を一つの半導体チッ
プ又は複数の半導体チップ上に集積化し、さらにこれら
のチップを樹脂封止して成るテレビジョン信号受信装置
に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a television signal receiver, and more particularly to a tuner circuit, an intermediate frequency amplifier circuit, a video detection circuit and an audio circuit which are integrated on one semiconductor chip or a plurality of semiconductor chips. The present invention relates to a television signal receiving device formed by sealing these chips with resin.

【0002】[0002]

【従来の技術】図3に従来例に係るテレビジョン信号受
信装置の回路図を示す。高周波テレビジョン信号RF
は、入力端子50からチューナー51に入力される。チ
ューナー51からは中間周波数信号(以下、IF信号と
いう)が出力端子52に出力される。このIF信号は半
導体集積回路(IC)に外付けされたSAWフィルタ5
3を通じて中間周波増幅器(以下、VIFアンプとい
う)54に供給される。
2. Description of the Related Art FIG. 3 shows a circuit diagram of a conventional television signal receiving apparatus. High frequency television signal RF
Is input to the tuner 51 from the input terminal 50. An intermediate frequency signal (hereinafter referred to as an IF signal) is output from the tuner 51 to the output terminal 52. This IF signal is the SAW filter 5 externally attached to the semiconductor integrated circuit (IC).
3 is supplied to an intermediate frequency amplifier (hereinafter referred to as VIF amplifier) 54.

【0003】上記チューナー51の出力はいわゆるシン
グル出力であり、出力端子52を介して、SAWフィル
タ53の一方の入力端子に供給される。SAWフィルタ
53の他方の入力端子は接地されている。そして、SA
Wフィルタ53からは一対のバランス出力信号(平衡出
力信号)が取り出され、VIFアンプ54の一対のバラ
ンス入力端子に入力される。VIFアンプ54からの出
力信号は映像検波回路57でAM検波されて映像出力端
子(ビデオ出力端子)58に取り出される。
The output of the tuner 51 is a so-called single output, and is supplied to one input terminal of the SAW filter 53 via the output terminal 52. The other input terminal of the SAW filter 53 is grounded. And SA
A pair of balanced output signals (balanced output signals) are extracted from the W filter 53 and input to a pair of balanced input terminals of the VIF amplifier 54. The output signal from the VIF amplifier 54 is AM-detected by the video detection circuit 57 and taken out to the video output terminal (video output terminal) 58.

【0004】一方、映像検波回路57の出力信号は音声
回路59のSIFバンドパス・フィルタ60(以下、S
IF BPFという)に入力され、音声中間周波数信号
(以下、SIF信号という)が抽出される。SIF B
PF60の出力信号はリミッタ回路を通じて音声検波回
路62でFM検波され、音声出力端子(オーディオ出力
端子)63から取り出される。
On the other hand, the output signal of the video detection circuit 57 is the SIF band pass filter 60 (hereinafter referred to as S
IF BPF) and an audio intermediate frequency signal (hereinafter referred to as SIF signal) is extracted. SIF B
The output signal of the PF 60 is FM-detected by the audio detection circuit 62 through the limiter circuit, and taken out from the audio output terminal (audio output terminal) 63.

【0005】上述した構成のテレビジョン信号受信装置
において、破線で囲まれた部分の回路は1チップ化さ
れ、そのチップは樹脂封止によりパッケージ化される。
あるいは、SIF BPF60については、外部部品と
して設けられている。
In the television signal receiving apparatus having the above-mentioned structure, the circuit surrounded by the broken line is made into one chip, and the chip is packaged by resin sealing.
Alternatively, the SIF BPF 60 is provided as an external component.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、上述し
た1チップのテレビジョン信号受信装置は以下の問題点
を有していた。第1に、今日ではICの電源電圧の規格
が下がってきたためにVIFアンプ54の入力ダイナミ
ックレンジが狭くなった。
However, the above-mentioned one-chip television signal receiving apparatus has the following problems. First, the input dynamic range of the VIF amplifier 54 has narrowed because the standard of the power supply voltage of the IC has fallen today.

【0007】第2に、チューナー51の混合回路(ミキ
サー回路)とVIF回路(VIFアンプ54映像検波回
路57等)、SIF回路(音声回路59等)が一つのI
Cの中に内蔵化されたため、それらの相互干渉が起こ
り、チューナー51の出力信号に不要成分が現れ易くな
った。このため、テレビジョン画面の画質の低下を招い
ていた。
Secondly, the mixing circuit (mixer circuit) of the tuner 51, the VIF circuit (VIF amplifier 54 video detection circuit 57 and the like), and the SIF circuit (audio circuit 59 and the like) form one I.
Since they are incorporated in C, mutual interference between them occurs, and unnecessary components are likely to appear in the output signal of the tuner 51. Therefore, the image quality of the television screen is deteriorated.

【0008】[0008]

【課題を解決するための手段】本発明は、上述した従来
技術の問題点に鑑みてなされたものであり、テレビジョ
ン信号を中間周波数信号に周波数変換するチューナー回
路と、該チューナー回路から出力される中間周波数信号
を増幅する中間周波数増幅回路と、該中間周波数増幅回
路の出力信号をAM検波する映像検波回路と、該映像検
波回路の出力信号から音声中間周波信号を抽出すると共
に、FM検波を行う音声回路とを単一のチップ又は複数
のチップに集積化し、かかるチップを樹脂封止して成る
テレビジョン信号受信装置であって、チューナー回路の
出力を一対の平衡出力と成し、該一対の平衡出力を前記
中間周波数増幅回路の一対の入力端子に供給したことを
特徴とする。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems of the prior art, and a tuner circuit for frequency-converting a television signal into an intermediate frequency signal, and an output from the tuner circuit. Intermediate frequency amplification circuit for amplifying the intermediate frequency signal, a video detection circuit for AM detection of the output signal of the intermediate frequency amplification circuit, an audio intermediate frequency signal extracted from the output signal of the video detection circuit, and FM detection. A television signal receiving device in which an audio circuit to be performed is integrated into a single chip or a plurality of chips, and the chips are resin-sealed, wherein the tuner circuit outputs a pair of balanced outputs. The balanced output of 1 is supplied to a pair of input terminals of the intermediate frequency amplifier circuit.

【0009】かかる構成によれば、チューナー回路の出
力を一対の平衡出力と成しているので、チューナー回路
の出力をシングル出力とした場合に比べて、中間周波数
増幅回路(VIFアンプ)の入力ダイナミックレンジを
等価的に2倍とすることができる。
According to this structure, the output of the tuner circuit is a pair of balanced outputs, so that the input dynamic of the intermediate frequency amplifier circuit (VIF amplifier) is greater than that when the output of the tuner circuit is a single output. The range can be equivalently doubled.

【0010】また、チューナー回路の混合回路とVIF
回路、SIF回路との相互干渉により不要な高調波成分
等が混合回路の出力に重畳されても、これらの不要成分
は同相であるため、平衡された混合回路の出力を、差動
アンプで構成されたVIFアンプに入力することによ
り、同相除去され、不要成分が軽減される。
In addition, the tuner circuit mixed circuit and VIF
Even if unnecessary harmonic components are superposed on the output of the mixing circuit due to mutual interference with the circuit and SIF circuit, these unnecessary components are in phase, so the balanced output of the mixing circuit is composed of a differential amplifier. By inputting the input signal to the VIF amplifier, the common mode is removed and unnecessary components are reduced.

【0011】[0011]

【発明の実施の形態】次に、本発明の実施の形態につい
て図面を参照して説明する。図1は、本発明の実施形態
に係るテレビジョン信号受信装置の回路図である。図に
おいて、一点鎖線で囲まれた回路部分は一つのICチッ
プの中に集積化されるか、複数のチップに分けて集積化
され、1つのパッケージ内に樹脂封止されているものと
する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a circuit diagram of a television signal receiving apparatus according to an embodiment of the present invention. In the figure, it is assumed that the circuit portion surrounded by the alternate long and short dash line is integrated in one IC chip or divided into a plurality of chips and resin-sealed in one package.

【0012】まず、チューナー回路10の構成について
説明する。高周波テレビジョン信号RFは、同調回路
(図示せず)を通った後、入力端子1を介してRFアン
プ11によって増幅される。増幅された高周波テレビジ
ョン信号RFと電圧制御発振器(局部発振器)12から
の局部発振信号は、混合回路13(ミキサー回路)によ
って混合され、(f1+f2)の信号と(f1−f2)の信
号が発生される。f1は高周波テレビジョン信号RFの
周波数、f2は電圧制御発振器12の周波数である。
First, the configuration of the tuner circuit 10 will be described. The high frequency television signal RF passes through a tuning circuit (not shown) and is then amplified by the RF amplifier 11 via the input terminal 1. The amplified high frequency television signal RF and the local oscillation signal from the voltage controlled oscillator (local oscillator) 12 are mixed by the mixing circuit 13 (mixer circuit) to generate a signal (f1 + f2) and a signal (f1-f2). To be done. f1 is the frequency of the high frequency television signal RF, and f2 is the frequency of the voltage controlled oscillator 12.

【0013】また、電圧制御発振器12からの局部発振
信号は、分周器14によって分周される。その分周出力
と発振器(OSC)15からの基準発振信号とが位相比
較器16によって比較され、その比較出力が電圧制御発
振器12に供給されることによりクローズドロックルー
プ(PLLループ)が形成されている。
The local oscillation signal from the voltage controlled oscillator 12 is frequency-divided by the frequency divider 14. The frequency division output and the reference oscillation signal from the oscillator (OSC) 15 are compared by the phase comparator 16, and the comparison output is supplied to the voltage controlled oscillator 12 to form a closed lock loop (PLL loop). There is.

【0014】上記のように、混合回路13からは、(f
1+f2)の信号と(f1−f2)の信号が発生されるが、
バンドパスフィルタ20によって必要な(f1−f2)の
IF信号が抽出され、差動アンプ17に供給される。な
お、バンドパスフィルタ20は端子21,22に外付け
してもよいし、ICに内蔵化してもよい。
As described above, from the mixing circuit 13, (f
1 + f2) signal and (f1-f2) signal are generated,
The necessary (f1−f2) IF signal is extracted by the bandpass filter 20 and supplied to the differential amplifier 17. The bandpass filter 20 may be externally attached to the terminals 21 and 22, or may be built in the IC.

【0015】差動アンプ17の具体的構成を図2に示
す。18,19は、混合回路13からのバランスされた
IF信号が入力される入力端子、TR1,TR2はベー
スに入力端子18,19からの信号が印加された差動ア
ンプを構成する差動トランジスタである。差動アンプか
らのバランスされたIF信号はトランジスタTR3,T
R4を介して、IF出力端子25,26に出力される。
The specific configuration of the differential amplifier 17 is shown in FIG. Reference numerals 18 and 19 are input terminals to which the balanced IF signals from the mixing circuit 13 are input, and TR1 and TR2 are differential transistors forming a differential amplifier in which the signals from the input terminals 18 and 19 are applied to the bases. is there. The balanced IF signal from the differential amplifier is the transistors TR3, T
It is output to the IF output terminals 25 and 26 via R4.

【0016】そして、バランスされたIF信号はSAW
フィルタ27を通じて、IF入力端子28,29を介し
て、VIFアンプ30の一対のバランス入力端子に入力
される。VIFアンプ30からの出力信号は映像検波回
路31でAM検波された後、アンプ32、トラップ33
を通じて映像出力端子(ビデオ出力端子)34に取り出
される。
The balanced IF signal is SAW.
It is input to the pair of balanced input terminals of the VIF amplifier 30 through the filter 27 and the IF input terminals 28 and 29. The output signal from the VIF amplifier 30 is AM-detected by the video detection circuit 31, and then the amplifier 32 and the trap 33.
Through the video output terminal (video output terminal) 34.

【0017】一方、映像検波回路31の出力信号はアン
プ32を通じて、音声回路40のSIF BPF41に
入力され、SIF信号が抽出される。SIF BPF4
1の出力信号はリミッタ回路42を通じて音声検波回路
43でFM検波され、音声出力端子(オーディオ出力端
子)44から取り出される。なお、SIF BPF41
及びトラップ33はICに外付けしてもよい。
On the other hand, the output signal of the video detection circuit 31 is input to the SIF BPF 41 of the audio circuit 40 through the amplifier 32, and the SIF signal is extracted. SIF BPF4
The output signal of No. 1 is FM-detected by the audio detection circuit 43 through the limiter circuit 42, and is taken out from the audio output terminal (audio output terminal) 44. In addition, SIF BPF41
The trap 33 may be externally attached to the IC.

【0018】上述した構成のテレビジョン信号受信装置
によれば、チューナー回路10からのバランスされたI
F信号をVIFアンプ30の一対のバランス入力端子に
入力しているので、VIFアンプ30のゲイン、出力の
同条件に対して、従来のシングル入力に比してダイナミ
ックレンジが2倍になる。また、VIFアンプ30のト
ータルゲインが6dB向上し、SAWフィルタ27の挿
入損失を減少させることができ、S/N比を改善でき
る。
According to the television signal receiving device having the above-described structure, the balanced I signal from the tuner circuit 10 is transmitted.
Since the F signal is input to the pair of balanced input terminals of the VIF amplifier 30, the dynamic range becomes twice as large as that of the conventional single input under the same conditions of the gain and output of the VIF amplifier 30. Further, the total gain of the VIF amplifier 30 is improved by 6 dB, the insertion loss of the SAW filter 27 can be reduced, and the S / N ratio can be improved.

【0019】さらに、チューナー回路10の混合回路1
3及び差動増幅器17とVIF回路との相互干渉の影響
を除去することができる。具体的には、VIF回路の発
振器70から混合回路13、差動増幅器17への飛び込
みがある。
Further, the mixing circuit 1 of the tuner circuit 10
3 and the influence of mutual interference between the differential amplifier 17 and the VIF circuit can be eliminated. Specifically, there is a jump from the oscillator 70 of the VIF circuit to the mixing circuit 13 and the differential amplifier 17.

【0020】また、SIF回路のリミッタ回路42で発
生するVIF周波数に近い高周波成分やPLL回路の分
周器14で発生したVIF周波数に近い高周波成分が混
合回路13の出力信号に重畳される。
Further, a high frequency component close to the VIF frequency generated in the limiter circuit 42 of the SIF circuit and a high frequency component close to the VIF frequency generated in the frequency divider 14 of the PLL circuit are superimposed on the output signal of the mixing circuit 13.

【0021】しかし、これらの不要成分は同相であるた
め、バランスされた混合回路13がVIFアンプ30の
差動アンプにバランス入力されると、この不要成分は同
相除去される。
However, since these unnecessary components are in-phase, when the balanced mixing circuit 13 is balanced-input to the differential amplifier of the VIF amplifier 30, the unnecessary components are removed in-phase.

【0022】なお、上記実施形態ではチューナー回路1
0からのバランスされたIF信号はSAWフィルタ27
を通じてVIFアンプ30の一対のバランス入力端子に
入力されているが、これに限られず、SAWフィルタ2
7と等価な回路を有するシステムによってはチューナー
回路10からのバランスされたIF信号をSAWフィル
タ27を介さず、直接VIFアンプ30の一対のバラン
ス入力端子に入力してもよい。
In the above embodiment, the tuner circuit 1
The balanced IF signal from 0 is the SAW filter 27.
Is input to the pair of balanced input terminals of the VIF amplifier 30 through the SAW filter 2.
Depending on the system having a circuit equivalent to 7, the balanced IF signal from the tuner circuit 10 may be directly input to the pair of balanced input terminals of the VIF amplifier 30 without passing through the SAW filter 27.

【0023】[0023]

【発明の効果】本発明によれば、チューナー回路、中間
周波数増幅回路、映像検波回路及び音声回路を一つの半
導体集積回路(IC)に集積化し、あるいは複数のIC
に分けて集積化し、さらに単一のパッケージに樹脂封止
したテレビジョン信号受信装置において、チューナー回
路の出力を一対の平衡出力と成し、この一対の平衡出力
を中間周波数増幅回路の一対の入力端子に供給したの
で、チューナー回路の出力をシングル出力とした場合に
比べて、中間周波数増幅回路の入力ダイナミックレンジ
を等価的に2倍とすることができる。
According to the present invention, a tuner circuit, an intermediate frequency amplifier circuit, a video detection circuit and an audio circuit are integrated into one semiconductor integrated circuit (IC), or a plurality of ICs are integrated.
In a television signal receiving device that is divided and integrated into a single package and is resin-sealed in a single package, the output of the tuner circuit is made into a pair of balanced outputs, and the pair of balanced outputs is input to a pair of intermediate frequency amplifier circuits. Since it is supplied to the terminal, the input dynamic range of the intermediate frequency amplifier circuit can be equivalently doubled as compared with the case where the output of the tuner circuit is a single output.

【0024】また、チューナー回路の混合回路と中間周
波数増幅回路や音声回路との相互干渉より不要な高調波
成分等がチューナー回路の混合回路の出力に重畳されて
も、チューナー回路の出力を平衡出力と成したため同相
除去され、不要成分が軽減される。
Even if unnecessary harmonic components are superimposed on the output of the tuner circuit mixing circuit due to mutual interference between the tuner circuit mixing circuit and the intermediate frequency amplifier circuit or the audio circuit, the tuner circuit output is balanced. Therefore, in-phase removal is performed and unnecessary components are reduced.

【0025】さらにまた、チューナー回路の出力と中間
周波数増幅回路の間に挿入されるSAWフィルタの挿入
損失を補償することができ、S/N比が向上するという
利点もある。
Furthermore, there is an advantage that the insertion loss of the SAW filter inserted between the output of the tuner circuit and the intermediate frequency amplifier circuit can be compensated, and the S / N ratio is improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施形態に係るテレビジョン信号受信
装置の回路図である。
FIG. 1 is a circuit diagram of a television signal receiving device according to an embodiment of the present invention.

【図2】本発明の実施形態に係るテレビジョン信号受信
装置中の差動アンプ17の回路図である。
FIG. 2 is a circuit diagram of a differential amplifier 17 in the television signal receiving device according to the embodiment of the present invention.

【図3】従来例に係るテレビジョン信号受信装置の回路
図である。
FIG. 3 is a circuit diagram of a television signal receiving device according to a conventional example.

【符号の説明】[Explanation of symbols]

───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 5C025 AA14 AA17 AA25 AA27 5K020 AA02 DD01 FF15 GG01 HH13 MM05    ─────────────────────────────────────────────────── ─── Continued front page    F-term (reference) 5C025 AA14 AA17 AA25 AA27                 5K020 AA02 DD01 FF15 GG01 HH13                       MM05

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 高周波テレビジョン信号を中間周波数信
号に周波数変換するチューナー回路と、該チューナー回
路から出力される中間周波数信号を増幅する中間周波数
増幅回路と、該中間周波数増幅回路の出力信号をAM検
波する映像検波回路と、該映像検波回路の出力信号から
音声中間周波信号を抽出すると共に、FM検波を行う音
声回路と、を単一のチップ又は複数のチップに集積化
し、かかるチップを樹脂封止して成るテレビジョン信号
受信装置であって、 前記チューナー回路の出力を一対の平衡出力と成し、該
一対の平衡出力を前記中間周波数増幅回路の一対の入力
端子に供給したことを特徴とするテレビジョン信号受信
装置。
1. A tuner circuit for frequency-converting a high-frequency television signal into an intermediate frequency signal, an intermediate frequency amplifier circuit for amplifying an intermediate frequency signal output from the tuner circuit, and an output signal of the intermediate frequency amplifier circuit for AM. A video detection circuit for detection and an audio circuit for performing FM detection while extracting an audio intermediate frequency signal from an output signal of the video detection circuit are integrated on a single chip or a plurality of chips, and the chip is sealed with a resin. A television signal receiving device that is configured to stop, wherein the output of the tuner circuit is a pair of balanced outputs, and the pair of balanced outputs is supplied to a pair of input terminals of the intermediate frequency amplifier circuit. Television signal receiving device.
【請求項2】 前記チューナー回路の一対の平衡出力
を、SAWフィルタを介して前記中間周波数増幅回路の
一対の入力端子に供給したことを特徴とする請求項1記
載のテレビジョン信号受信装置。
2. The television signal receiving apparatus according to claim 1, wherein a pair of balanced outputs of the tuner circuit are supplied to a pair of input terminals of the intermediate frequency amplifier circuit via a SAW filter.
【請求項3】 前記チューナー回路は、高周波テレビジ
ョン信号と局部発振器の出力とを混合し、中間周波数信
号を発生する混合回路と、該混合回路の出力を増幅する
差動増幅回路と、を含み、該差動増幅回路の一対の差動
出力を前記一対の平衡出力と成したことを特徴とする請
求項1または2記載のテレビジョン信号受信装置。
3. The tuner circuit includes a mixing circuit that mixes a high frequency television signal and an output of a local oscillator to generate an intermediate frequency signal, and a differential amplifier circuit that amplifies the output of the mixing circuit. 3. The television signal receiving apparatus according to claim 1, wherein a pair of differential outputs of the differential amplifier circuit are the pair of balanced outputs.
【請求項4】 前記局部発振器の周波数を制御するPL
L回路を設けたことを特徴とする請求項3記載のテレビ
ジョン信号受信装置。
4. A PL for controlling the frequency of the local oscillator.
4. The television signal receiving apparatus according to claim 3, further comprising an L circuit.
【請求項5】 前記音声回路は、前記映像検波回路の出
力信号から音声中間周波信号を抽出するバンドパスフィ
ルタと、該バンドパスフィルタの出力を制限するリミッ
タ回路と、該リミッタ回路の出力をFM検波する音声検
波回路とを含むことを特徴とする請求項1記載のテレビ
ジョン信号受信装置。
5. The audio circuit includes a bandpass filter for extracting an audio intermediate frequency signal from the output signal of the video detection circuit, a limiter circuit for limiting the output of the bandpass filter, and an FM output for the limiter circuit. The television signal receiving apparatus according to claim 1, further comprising an audio detection circuit for detecting.
JP2001364021A 2001-11-29 2001-11-29 Television signal receiver Pending JP2003169265A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001364021A JP2003169265A (en) 2001-11-29 2001-11-29 Television signal receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001364021A JP2003169265A (en) 2001-11-29 2001-11-29 Television signal receiver

Publications (1)

Publication Number Publication Date
JP2003169265A true JP2003169265A (en) 2003-06-13

Family

ID=19174268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001364021A Pending JP2003169265A (en) 2001-11-29 2001-11-29 Television signal receiver

Country Status (1)

Country Link
JP (1) JP2003169265A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187419B2 (en) 2003-07-07 2007-03-06 Alps Electric Co., Ltd. Television tuner in which local oscillation signal is prevented from going out of lock in video detection
US7633561B2 (en) 2004-07-15 2009-12-15 Infineon Technologies Ag Integrated circuit television receiver arrangement

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187419B2 (en) 2003-07-07 2007-03-06 Alps Electric Co., Ltd. Television tuner in which local oscillation signal is prevented from going out of lock in video detection
US7633561B2 (en) 2004-07-15 2009-12-15 Infineon Technologies Ag Integrated circuit television receiver arrangement

Similar Documents

Publication Publication Date Title
KR100833779B1 (en) Reception circuit
US6327464B1 (en) Frequency conversion circuit having a variable trap circuit tuned to the local oscillator frequency
JP2003169265A (en) Television signal receiver
JPH01300772A (en) Video intermediate frequency signal processing circuit
JP4679763B2 (en) Receiving machine
US6583826B1 (en) Intermediate frequency circuit in television tuner with large attenuation of audio if signal in adjacent channel
US20030073421A1 (en) Input circuit for tuner and semiconductor device
US20090186592A1 (en) Radio receiver and receiving semiconductor integrated circuit
KR20110019989A (en) Rf signal processing circuit
JP3586060B2 (en) Intermediate frequency circuit
JP2003189203A (en) Television tuner unit
JP4113838B2 (en) Receiver and composite parts
JPH1169245A (en) Intermediate frequency circuit for television signal
KR960000105Y1 (en) Frequency synthesizer in radio telephone
JP2000165276A (en) Television signal reception tuner
KR0178196B1 (en) Tuner with Dual Gate MOSFET
KR950012956B1 (en) Frequency modulated detection circuit
JP3289693B2 (en) Automatic gain control circuit for FM tuner front end
JPH05335983A (en) Tuner
JPH04369918A (en) Electronic tuner
JPH10313258A (en) Tuner for receiving television signal
JPH06216639A (en) Oscillation output circuit
JPH11205174A (en) Receiver
JPH10135786A (en) Tv reception tuner and pll-ic
KR20050010096A (en) Demodulator combine double conversion type tuner

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20041101

Free format text: JAPANESE INTERMEDIATE CODE: A621

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20051226

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070312

A131 Notification of reasons for refusal

Effective date: 20070320

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070717