JP2002297399A5 - - Google Patents

Download PDF

Info

Publication number
JP2002297399A5
JP2002297399A5 JP2002018235A JP2002018235A JP2002297399A5 JP 2002297399 A5 JP2002297399 A5 JP 2002297399A5 JP 2002018235 A JP2002018235 A JP 2002018235A JP 2002018235 A JP2002018235 A JP 2002018235A JP 2002297399 A5 JP2002297399 A5 JP 2002297399A5
Authority
JP
Japan
Prior art keywords
source
function
computer
predicate
guard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002018235A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002297399A (ja
Filing date
Publication date
Priority claimed from US09/814,511 external-priority patent/US6898787B2/en
Application filed filed Critical
Publication of JP2002297399A publication Critical patent/JP2002297399A/ja
Publication of JP2002297399A5 publication Critical patent/JP2002297399A5/ja
Withdrawn legal-status Critical Current

Links

JP2002018235A 2001-03-22 2002-01-28 静的単一代入を行うためのφ関数を与える方法 Withdrawn JP2002297399A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/814,511 US6898787B2 (en) 2001-03-22 2001-03-22 Method and apparatus for ordered predicate phi in static single assignment form
US09/814,511 2001-03-22

Publications (2)

Publication Number Publication Date
JP2002297399A JP2002297399A (ja) 2002-10-11
JP2002297399A5 true JP2002297399A5 (https=) 2005-08-11

Family

ID=25215263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002018235A Withdrawn JP2002297399A (ja) 2001-03-22 2002-01-28 静的単一代入を行うためのφ関数を与える方法

Country Status (2)

Country Link
US (1) US6898787B2 (https=)
JP (1) JP2002297399A (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030014742A1 (en) * 2001-07-09 2003-01-16 Sasken Communication Technologies Limited Technique for compiling computer code to reduce energy consumption while executing the code
US7269719B2 (en) * 2002-10-30 2007-09-11 Stmicroelectronics, Inc. Predicated execution using operand predicates
US7539983B2 (en) * 2005-01-14 2009-05-26 Microsoft Corporation Tool for processing software programs using modified live-ness definition
JP5083204B2 (ja) * 2006-03-14 2012-11-28 富士通株式会社 並列化プログラム生成プログラム、並列化プログラム生成装置、及び並列化プログラム生成方法
US20080028380A1 (en) * 2006-07-26 2008-01-31 Liang Guo Localized, incremental single static assignment update
JP5165969B2 (ja) * 2007-08-29 2013-03-21 インターナショナル・ビジネス・マシーンズ・コーポレーション プログラムのコンパイルのために変数にレジスタを割り付ける技術
US8327339B2 (en) * 2008-06-30 2012-12-04 Oracle America, Inc. Method and system for fast static taint analysis
US8875115B2 (en) * 2008-11-29 2014-10-28 International Business Machines Corporation Type merging technique to reduce class loading during Java verification

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5448737A (en) * 1992-03-17 1995-09-05 International Business Machines Corporation System and method for optimizing computer code using a compact data flow representation
US6035124A (en) * 1995-12-06 2000-03-07 International Business Machines Corporation Method of, system for, and computer program product for providing extended global value numbering
US6182284B1 (en) * 1998-09-30 2001-01-30 Hewlett-Packard Company Method and system for eliminating phi instruction resource interferences and redundant copy instructions from static-single-assignment-form computer code
US6651247B1 (en) * 2000-05-09 2003-11-18 Hewlett-Packard Development Company, L.P. Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form

Similar Documents

Publication Publication Date Title
CN106547518B (zh) 用于加速器的低等待时间调用的装置和方法
KR102584035B1 (ko) 스플라이스 동작을 수행하는 장치 및 방법
CN109597458A (zh) 用于空间阵列中的可配置时钟门控的处理器和方法
CN109597459A (zh) 用于空间阵列中的特权配置的处理器和方法
CN104813294B (zh) 用于任务可切换的同步硬件加速器的装置和方法
DE102015007943A1 (de) Mechanismen für eine Gewichtungsverschiebung in faltenden neuronalen Netzwerken
JP2007528080A5 (https=)
JP2000122849A5 (https=)
TW201723812A (zh) 用於以亂序載入來排列之指令及邏輯
JPH1115674A5 (https=)
DE102012217970A1 (de) Computeranweisungen zum Aktivieren und Deaktivieren von Operanden
JP2013545169A5 (https=)
US20170192787A1 (en) Loop code processor optimizations
CN1716189A (zh) 设计用户可定制的处理器的方法以及装置
TW201729080A (zh) 用於排列序列之指令及邏輯
JP2002297399A5 (https=)
TW201723815A (zh) 用於偶數與奇數向量取得操作之指令及邏輯
DE112013007703T5 (de) Befehl und Logik zum Kennzeichnen von Befehlen zur Rückordnung in einem mehrsträngigen Out-of-order-Prozessor
Mattson Jr An effective speculative evaluation technique for parallel supercombinator graph reduction
CN109213529A (zh) 流水线处理器调度指令的方法、装置及流水线处理器
JP3833825B2 (ja) 多重発行／複数逆流パイプライン・プロセッサ
Szustak et al. Using hstreams programming library for accelerating a real-life application on intel MIC
TWI512613B (zh) 多引擎微處理器之加速編碼最佳化器
Jung et al. Lookahead memory prefetching for CGRAs using partial loop unrolling
Saxena et al. UML Modeling for Instruction pipeline Design