JP2002064342A - Voltage-current conversion circuit - Google Patents

Voltage-current conversion circuit

Info

Publication number
JP2002064342A
JP2002064342A JP2000249368A JP2000249368A JP2002064342A JP 2002064342 A JP2002064342 A JP 2002064342A JP 2000249368 A JP2000249368 A JP 2000249368A JP 2000249368 A JP2000249368 A JP 2000249368A JP 2002064342 A JP2002064342 A JP 2002064342A
Authority
JP
Japan
Prior art keywords
voltage
signal
circuit
current
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000249368A
Other languages
Japanese (ja)
Other versions
JP4316121B2 (en
Inventor
Hisashi Saito
久 齋藤
Kimihide Aoyama
公英 青山
Toshiyuki Miyata
稔之 宮田
Yukio Maniwa
幸雄 馬庭
Hiroyasu Ikedo
弘泰 池戸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Yokogawa Electric Corp
Original Assignee
Fuji Electric Co Ltd
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Yokogawa Electric Corp filed Critical Fuji Electric Co Ltd
Priority to JP2000249368A priority Critical patent/JP4316121B2/en
Publication of JP2002064342A publication Critical patent/JP2002064342A/en
Application granted granted Critical
Publication of JP4316121B2 publication Critical patent/JP4316121B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a voltage-current conversion circuit, by which the current signals of multiple channels are generated with high accuracy and power consumption is reduced. SOLUTION: Operational amplifiers A1-A3 and transistors Q1 and Q2 are designed to operate at a low operating voltage. A D/A converter 4 inputs a voltage signal 101 to a voltage signal input circuit composed of the operational amplifier A1 and performs voltage-current conversion. A level converting circuit composed of the transistor Q1 and resistors R1 and R2 generates a level converting signal 102. A buffer circuit composed of the operational amplifier A2 inputs the level converting signal 102 through a multiplexer U1 to a capacitor C1 for sample-and-hold. A current output circuit composed of the operational amplifier A3, the transistor Q2 and a resistor R3 generate a current signal 104 from the held signal.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、電圧−電流変換回
路に関し、より詳細には、計測用装置に搭載され多チャ
ンネルの電流信号を出力する電圧−電流変換回路に関す
るものである。
[0001] 1. Field of the Invention [0002] The present invention relates to a voltage-current conversion circuit, and more particularly, to a voltage-current conversion circuit mounted on a measuring device and outputting a multi-channel current signal.

【0002】[0002]

【従来の技術】測定データを処理する装置には、多チャ
ンネルの電圧信号を電流信号に変換し、各チャンネル毎
に電流信号を出力する電圧−電流変換回路を有し、多地
点の現場との間の通信に利用するものがある。
2. Description of the Related Art An apparatus for processing measurement data has a voltage-current conversion circuit for converting a multi-channel voltage signal into a current signal and outputting a current signal for each channel. Some are used for communication between them.

【0003】図3は、従来の電圧−電流変換回路の回路
である。DA変換器4は、デジタル電圧信号を電圧信号
101に変換し、オペアンプA6を介して電圧信号10
1をマルチプレクサU3の信号入力端子に入力する。マ
ルチプレクサU3は、1入力−4出力のスイッチ機能を
有し、図示されない制御部からのチャンネル選択制御信
号103に基づいて、入力端子と対応するチャンネルの
出力端子の内の1つとを接続し、電圧信号101をサン
プル・ホールド用のキャパシタC3に入力する。オペア
ンプA7から成る電圧信号入力回路は、抵抗R9、R1
0、及び、NPNトランジスタQ3から成るレベル変換
回路にホールドした信号を入力し、レベル変換信号10
2に変換する。抵抗R12及びPNPトランジスタQ4
から成る電流信号出力回路は、レベル変換信号102に
基づいて、電流信号104を出力する。
FIG. 3 shows a circuit of a conventional voltage-current conversion circuit. The D / A converter 4 converts the digital voltage signal into a voltage signal 101, and outputs the voltage signal 10 via an operational amplifier A6.
1 is input to the signal input terminal of the multiplexer U3. The multiplexer U3 has a switch function of one input and four outputs, and connects an input terminal to one of output terminals of a corresponding channel based on a channel selection control signal 103 from a control unit (not shown), and outputs a voltage. The signal 101 is input to a sample and hold capacitor C3. The voltage signal input circuit including the operational amplifier A7 includes resistors R9 and R1.
0, and the signal held in the level conversion circuit comprising the NPN transistor Q3 is input to the level conversion signal 10
Convert to 2. Resistor R12 and PNP transistor Q4
Output a current signal 104 based on the level conversion signal 102.

【0004】電圧信号入力回路、レベル変換回路、及
び、電流信号出力回路の動作範囲は、24Vの電源電圧
よりも低いので、ツェナーダイオードD1及び抵抗R1
1から成る定電圧回路によって電源電圧を低く抑える。
電圧信号入力回路、レベル変換回路、定電圧回路、及
び、電流信号出力回路は、マルチプレクサのチャンネル
数だけ設けられる。
Since the operating ranges of the voltage signal input circuit, the level conversion circuit, and the current signal output circuit are lower than the power supply voltage of 24 V, the Zener diode D1 and the resistor R1
The power supply voltage is kept low by a constant voltage circuit made up of 1.
The voltage signal input circuit, the level conversion circuit, the constant voltage circuit, and the current signal output circuit are provided by the number of channels of the multiplexer.

【0005】[0005]

【発明が解決しようとする課題】上記従来の電圧−電流
変換回路では、電圧信号入力回路、レベル変換回路、及
び、電流信号出力回路は、各チャンネル毎に装備される
ことにより、抵抗R9、R10、及び、R12の値がチ
ャンネル間でバラツキがあるので、これに伴う電流信号
の精度に誤差が発生する。
In the above-described conventional voltage-current conversion circuit, the voltage signal input circuit, the level conversion circuit, and the current signal output circuit are provided for each channel, so that the resistors R9 and R10 are provided. , And the value of R12 vary among the channels, which causes an error in the accuracy of the current signal.

【0006】また、定電圧回路は、各チャンネル毎に装
備されるので、チャンネル数を増やすと、動作電流も増
加し、電圧−電流変換回路の消費電力が増加する。
Further, since the constant voltage circuit is provided for each channel, when the number of channels is increased, the operating current is increased, and the power consumption of the voltage-current conversion circuit is increased.

【0007】本発明は、上記したような従来の技術が有
する問題点を解決するためになされたものであり、高精
度で多チャンネルの電流信号を発生し、消費電力が少な
い電圧−電流変換回路を提供することを目的とする。
SUMMARY OF THE INVENTION The present invention has been made in order to solve the above-mentioned problems of the prior art, and a voltage-current conversion circuit which generates a multi-channel current signal with high accuracy and consumes less power. The purpose is to provide.

【0008】[0008]

【課題を解決するための手段】上記目的を達成するため
に、本発明の電圧−電流変換回路は、複数チャンネルの
ための電圧信号を電流信号に変換して各チャンネルに供
給する電圧−電流変換回路において、第1の電圧を出力
する第1の電圧源と、負極端子が該第1の電圧源の負極
端子と接続され該第1の電圧よりも低い第2の電圧を出
力する第2の電圧源と、正極端子が前記第1の電圧源と
接続され該第1の電圧よりも低い第3の電圧を出力する
第3の電圧源と、前記第2の電圧で作動し前記複数チャ
ンネルのための電圧信号を順次に入力する電圧信号入力
回路と、前記第1の電圧で作動し、前記電圧信号をレベ
ル変換してレベル変換信号を出力するレベル変換回路
と、該レベル変換回路からレベル変換信号を入力し、複
数の出力端子からチャンネル選択制御信号に応答して1
つの出力端子を選択し、該選択した出力端子に前記レベ
ル変換信号を出力するマルチプレクサと、前記マルチプ
レクサの各出力端子に接続され、前記第3の電圧で作動
し、前記マルチプレクサの出力端子から出力される前記
レベル変換信号を電流信号に変換して出力する電流信号
出力回路とを備えることを特徴とする。
In order to achieve the above object, a voltage-current conversion circuit according to the present invention converts a voltage signal for a plurality of channels into a current signal and supplies the current signal to each channel. In the circuit, a first voltage source that outputs a first voltage, and a second terminal that has a negative terminal connected to a negative terminal of the first voltage source and outputs a second voltage lower than the first voltage A voltage source, a third voltage source having a positive terminal connected to the first voltage source and outputting a third voltage lower than the first voltage, and a third voltage source that operates at the second voltage and operates at the second voltage; Signal input circuit for sequentially inputting voltage signals for operating the first voltage, a level conversion circuit which operates at the first voltage, converts a level of the voltage signal to output a level conversion signal, and performs level conversion from the level conversion circuit. Input a signal, and select from multiple output terminals. In response to the tunnel selection control signal 1
A multiplexer for selecting one of the output terminals and outputting the level conversion signal to the selected output terminal; and a multiplexer connected to each output terminal of the multiplexer for operating at the third voltage and output from the output terminal of the multiplexer. And a current signal output circuit for converting the level conversion signal into a current signal and outputting the current signal.

【0009】本発明の電圧−電流変換回路は、電圧信号
入力回路及びレベル変換回路をチャンネル間で共通化
し、電流信号出力回路のみをチャンネル毎に必要とする
ことにより、回路全体の部品点数を削減したので、発生
する電流信号が高精度になると共に消費電力が削減され
る。
In the voltage-current conversion circuit of the present invention, the voltage signal input circuit and the level conversion circuit are shared between channels, and only the current signal output circuit is required for each channel, thereby reducing the number of parts of the entire circuit. Therefore, the generated current signal becomes highly accurate and the power consumption is reduced.

【0010】本発明の電圧−電流変換回路では、前記レ
ベル変換回路及び前記電流信号出力回路は、レール・ツ
ー・レール式のオペアンプを有する回路であることが好
ましい。この場合、各回路の供給電圧に対する出力電圧
の変化範囲を拡大するので、供給電圧を抑え消費電力を
削減できる。
In the voltage-current conversion circuit according to the present invention, it is preferable that the level conversion circuit and the current signal output circuit are circuits having a rail-to-rail type operational amplifier. In this case, since the change range of the output voltage with respect to the supply voltage of each circuit is expanded, the supply voltage can be suppressed and the power consumption can be reduced.

【0011】前記電流信号を変換して電圧変換検出信号
として出力する検出回路と、前記電圧変換検出信号と前
記電圧信号入力回路に入力された電圧信号とを比較する
比較回路とを有する自己診断回路を更に備えることも本
発明の好ましい態様である。この場合、自己診断回路が
動作状態を監視しているので、故障検出が容易になる。
A self-diagnosis circuit having a detection circuit for converting the current signal and outputting it as a voltage conversion detection signal; and a comparison circuit for comparing the voltage conversion detection signal with a voltage signal input to the voltage signal input circuit. Is a preferred embodiment of the present invention. In this case, since the self-diagnosis circuit monitors the operation state, failure detection becomes easy.

【0012】[0012]

【発明の実施の形態】以下、本発明の実施形態例に基づ
いて、本発明の電圧−電流変換回路について図面を参照
して説明する。図1は、本発明の第1実施形態例の電圧
−電流変換回路の回路図である。本実施形態例の電圧−
電流変換回路は、4チャンネル分の出力回路1、制御部
2、レベル変換器3、DA変換器4、電圧信号入力回
路、レベル変換回路、バッファ回路、サンプル・ホール
ド回路、電流信号出力回路、24[V]の第1電圧電
源、5[V]の第3電圧電源、及び、5[V]の第2電
圧電源で構成される。第2電圧電源は、負極端子が第1
電圧電源の負極端子に接続され、第2電圧電源及び第1
電圧電源の負極端子は、共通に接続され、第3電圧電源
は、正極端子が第1電圧電源の正極端子に接続され、第
3電圧電源及び第1電圧電源の正極端子は、共通に接続
される。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, a voltage-current conversion circuit according to the present invention will be described based on an embodiment of the present invention with reference to the drawings. FIG. 1 is a circuit diagram of a voltage-current conversion circuit according to a first embodiment of the present invention. Voltage of the present embodiment-
The current conversion circuit includes an output circuit 1 for four channels, a control unit 2, a level converter 3, a DA converter 4, a voltage signal input circuit, a level conversion circuit, a buffer circuit, a sample and hold circuit, a current signal output circuit, 24 It comprises a first voltage power supply of [V], a third voltage power supply of 5 [V], and a second voltage power supply of 5 [V]. The second voltage power supply has a negative terminal connected to the first
The second voltage power supply and the first voltage power supply are connected to the negative terminal of the voltage power supply.
The negative terminals of the voltage power supplies are commonly connected, the positive terminal of the third voltage power supply is connected to the positive terminal of the first voltage power supply, and the positive terminals of the third voltage power supply and the first voltage power supply are commonly connected. You.

【0013】電圧信号入力回路は、オペアンプA1で構
成され、レベル変換回路は、NチャネルMOSトランジ
スタQ1、抵抗R1、及び、R2で構成される。オペア
ンプA1は、非反転入力端子が電圧信号入力回路の入力
端子となり、反転入力端子がトランジスタQ1のソー
ス、及び、抵抗R1の一端に接続され、出力端子がトラ
ンジスタQ1のゲートに接続され、第2電圧電源から電
力が供給される。抵抗R1の他端は、第2電圧電源の負
極端子に接続される。トランジスタQ1のドレインは、
抵抗R2の一端に接続され、レベル変換回路の出力端子
となる。抵抗R2の他端は、第3電圧電源の正極端子に
接続される。
The voltage signal input circuit includes an operational amplifier A1, and the level conversion circuit includes an N-channel MOS transistor Q1, resistors R1, and R2. The operational amplifier A1 has a non-inverting input terminal serving as an input terminal of the voltage signal input circuit, an inverting input terminal connected to the source of the transistor Q1, and one end of the resistor R1, an output terminal connected to the gate of the transistor Q1, Power is supplied from a voltage source. The other end of the resistor R1 is connected to a negative terminal of the second voltage power supply. The drain of the transistor Q1 is
It is connected to one end of the resistor R2 and serves as an output terminal of the level conversion circuit. The other end of the resistor R2 is connected to the positive terminal of the third voltage power supply.

【0014】バッファ回路は、オペアンプA2から成る
ボルテージホロワである。オペアンプA2は、非反転入
力端子がバッファ回路の入力端子となり、反転入力端子
が出力端子に接続され、出力端子がバッファ回路の出力
端子となり、第3電圧電源から電力が供給される。
The buffer circuit is a voltage follower including an operational amplifier A2. The operational amplifier A2 has a non-inverting input terminal serving as an input terminal of a buffer circuit, an inverting input terminal connected to an output terminal, an output terminal serving as an output terminal of the buffer circuit, and power supplied from a third voltage power supply.

【0015】出力回路1は、サンプル・ホールド用のキ
ャパシタC1、及び、電流信号出力回路で構成される。
電流信号出力回路は、オペアンプA3、PチャネルMO
SトランジスタQ2、及び、抵抗R3で構成される。オ
ペアンプA3は、非反転入力端子が出力回路1の入力端
子となり、反転入力端子がトランジスタQ2のソース、
及び、抵抗R3の一端に接続され、出力端子がトランジ
スタQ2のゲートに接続され、第3電圧電源から電力が
供給される。抵抗R3の他端は、第3電圧電源の正極端
子に接続される。トランジスタQ2のドレインは、出力
回路1の一方の出力端子となる。出力回路1の他方の出
力端子は、第2電圧電源の負極端子に接続される。
The output circuit 1 is composed of a sample and hold capacitor C1 and a current signal output circuit.
The current signal output circuit includes an operational amplifier A3, a P-channel MO
It comprises an S-transistor Q2 and a resistor R3. The operational amplifier A3 has a non-inverting input terminal serving as an input terminal of the output circuit 1, an inverting input terminal serving as a source of the transistor Q2,
The output terminal is connected to one end of the resistor R3, the output terminal is connected to the gate of the transistor Q2, and power is supplied from the third voltage power supply. The other end of the resistor R3 is connected to the positive terminal of the third voltage power supply. The drain of the transistor Q2 becomes one output terminal of the output circuit 1. The other output terminal of the output circuit 1 is connected to the negative terminal of the second voltage power supply.

【0016】マルチプレクサU1は、1入力−4出力の
スイッチ機能を有し、制御入力端子からのチャンネル選
択制御信号103に基づいて、信号入力端子と対応する
チャンネルの信号出力端子の何れか1つとを接続する。
マルチプレクサU1は、信号入力端子がバッファ回路の
出力端子であるオペアンプA2の出力端子に接続され、
4つの信号出力端子が対応するチャンネルの出力回路1
の入力端子に夫々接続される。キャパシタC1は、オペ
アンプA3の非反転入力端子と第3電圧電源の正極端子
との間に接続される。
The multiplexer U1 has a switch function of one input and four outputs, and switches the signal input terminal and any one of the signal output terminals of the corresponding channel based on the channel selection control signal 103 from the control input terminal. Connecting.
The multiplexer U1 has a signal input terminal connected to an output terminal of an operational amplifier A2 which is an output terminal of the buffer circuit,
Output circuit 1 of channel corresponding to four signal output terminals
Are connected respectively to the input terminals. The capacitor C1 is connected between the non-inverting input terminal of the operational amplifier A3 and the positive terminal of the third voltage power supply.

【0017】オペアンプA2及びA3には、出力電圧を
電源電圧いっぱいまで振幅させるレール・ツー・レール
式のオペアンプが採用される。トランジスタQ1及びQ
2には、バイポーラトランジスタのベース・エミッタ間
電圧、及び、コレクタ・エミッタ間電圧に比して、ゲー
ト・ソース間電圧、及び、ドレイン・ソース間電圧が低
いMOSトランジスタが採用される。この場合、電圧信
号入力回路及び電流信号出力回路は、低い電源電圧で設
計できる。
As the operational amplifiers A2 and A3, rail-to-rail type operational amplifiers that swing the output voltage to the full power supply voltage are used. Transistors Q1 and Q
The MOS transistor 2 has a lower gate-source voltage and lower drain-source voltage than the base-emitter voltage and the collector-emitter voltage of the bipolar transistor. In this case, the voltage signal input circuit and the current signal output circuit can be designed with a low power supply voltage.

【0018】制御部2は、第2電圧電源から電力が供給
され、レベル変換器3を経由してチャンネル選択制御信
号103をマルチプレクサU1に入力し、対応するチャ
ンネルの出力回路1を選択する。DA変換器4は、デジ
タル信号を電圧信号101に変換し、電圧信号入力回路
の入力端子に入力する。
The control section 2 is supplied with power from the second voltage power supply, inputs a channel selection control signal 103 via the level converter 3 to the multiplexer U1, and selects the output circuit 1 of the corresponding channel. The DA converter 4 converts the digital signal into a voltage signal 101 and inputs the signal to an input terminal of a voltage signal input circuit.

【0019】電圧信号入力回路は、電圧信号101を入
力しレベル変換回路に与える。レベル変換回路は、第3
電圧電源から電力の供給を受ける回路が処理できるよう
に、信号のレベルをシフトして、レベル変換信号102
をバッファ回路を経由してサンプル・ホールド用のキャ
パシタC1に入力する。レベル変換回路の抵抗R1及び
R2の値は、電圧信号101から最適なレベル変換信号
102に変換できるように設計される。
The voltage signal input circuit inputs the voltage signal 101 and supplies it to the level conversion circuit. The level conversion circuit is the third
The level of the signal is shifted so that the circuit supplied with power from the voltage
Is input to the sample and hold capacitor C1 via the buffer circuit. The values of the resistors R1 and R2 of the level conversion circuit are designed so that the voltage signal 101 can be converted to the optimum level conversion signal 102.

【0020】電流信号出力回路は、ホールドしたレベル
変換信号102の電圧信号から電流信号104を発生
し、出力端子対から電流信号104を出力する。電流信
号出力回路の抵抗R3の値は、ホールドした信号から最
適な電流信号104を発生できるように設計される。
The current signal output circuit generates a current signal 104 from the voltage signal of the level conversion signal 102 held, and outputs the current signal 104 from the output terminal pair. The value of the resistor R3 of the current signal output circuit is designed so that the optimum current signal 104 can be generated from the held signal.

【0021】上記実施形態例によれば、電圧信号入力回
路及びレベル変換回路をチャンネル間で共通化し、電流
信号出力回路のみをチャンネル毎に必要とすることによ
り、回路全体の部品点数を削減したので、発生する電流
信号が高精度になると共に消費電力が削減される。
According to the above embodiment, the voltage signal input circuit and the level conversion circuit are shared between the channels, and only the current signal output circuit is required for each channel, thereby reducing the number of parts of the entire circuit. In addition, the generated current signal becomes highly accurate and the power consumption is reduced.

【0022】図2は、本発明の第2実施形態例の電圧−
電流変換回路の回路図である。本実施形態例の電圧−電
流変換回路は、故障を検出する自己診断機能を有する点
が先の実施形態例と異なる。本実施形態例の電圧−電流
変換回路は、先の実施形態例の構成に代えて、第2及び
第3の電圧信号入力回路、第2及び第3のレベル変換回
路、及び、マルチプレクサU2を有する。制御部2A
は、1つのDA変換部、及び、2つのAD変換部を有す
る。また、1つのDA変換部、及び、2つのAD変換部
は、制御部2Aの外部に別回路として有することもでき
る。
FIG. 2 is a diagram showing the voltage-voltage of the second embodiment of the present invention.
It is a circuit diagram of a current conversion circuit. The voltage-current conversion circuit of the present embodiment differs from the previous embodiment in that it has a self-diagnosis function of detecting a failure. The voltage-current conversion circuit of the present embodiment includes second and third voltage signal input circuits, second and third level conversion circuits, and a multiplexer U2 instead of the configuration of the previous embodiment. . Control unit 2A
Has one DA converter and two AD converters. In addition, one DA conversion unit and two AD conversion units can be provided as separate circuits outside the control unit 2A.

【0023】第2の電圧信号入力回路は、オペアンプA
4で構成され、第2のレベル変換回路は、PチャネルM
OSトランジスタQ3、抵抗R4、及び、R5で構成さ
れる。オペアンプA4は、非反転入力端子が第2の電圧
信号入力回路の入力端子となり、反転入力端子がトラン
ジスタQ3のソース、及び、抵抗R5の一端に接続さ
れ、出力端子がトランジスタQ3のゲートに接続され、
第3電圧電源から電力が供給される。抵抗R5の他端
は、第3電圧電源の正極端子に接続される。トランジス
タQ3のドレインは、抵抗R4の一端に接続され、第2
のレベル変換回路の出力端子となる。抵抗R4の他端
は、第2電圧電源の負極端子に接続される。
The second voltage signal input circuit includes an operational amplifier A
4 and the second level conversion circuit is a P-channel M
It comprises an OS transistor Q3, resistors R4, and R5. The operational amplifier A4 has a non-inverting input terminal serving as an input terminal of the second voltage signal input circuit, an inverting input terminal connected to the source of the transistor Q3, and one end of the resistor R5, and an output terminal connected to the gate of the transistor Q3. ,
Power is supplied from the third voltage power supply. The other end of the resistor R5 is connected to the positive terminal of the third voltage power supply. The drain of the transistor Q3 is connected to one end of the resistor R4,
Output terminal of the level conversion circuit. The other end of the resistor R4 is connected to the negative terminal of the second voltage power supply.

【0024】第3の電圧信号入力回路は、オペアンプA
5で構成され、第3のレベル変換回路は、PチャネルM
OSトランジスタQ4、抵抗R6、及び、R7で構成さ
れる。オペアンプA5は、非反転入力端子が第3の電圧
信号入力回路の入力端子となり、反転入力端子がトラン
ジスタQ4のソース、及び、抵抗R7の一端に接続さ
れ、出力端子がトランジスタQ4のゲートに接続され、
第3電圧電源から電力が供給される。抵抗R7の他端
は、第3電圧電源の正極端子に接続される。トランジス
タQ4のドレインは、抵抗R6の一端に接続され、第3
のレベル変換回路の出力端子となる。抵抗R6の他端
は、第2電圧電源の負極端子に接続される。
The third voltage signal input circuit includes an operational amplifier A
5 and the third level conversion circuit is a P-channel M
It comprises an OS transistor Q4, resistors R6 and R7. The operational amplifier A5 has a non-inverting input terminal serving as an input terminal of the third voltage signal input circuit, an inverting input terminal connected to the source of the transistor Q4, and one end of the resistor R7, and an output terminal connected to the gate of the transistor Q4. ,
Power is supplied from the third voltage power supply. The other end of the resistor R7 is connected to the positive terminal of the third voltage power supply. The drain of the transistor Q4 is connected to one end of the resistor R6,
Output terminal of the level conversion circuit. The other end of the resistor R6 is connected to the negative terminal of the second voltage power supply.

【0025】出力回路1Aは、RCフィルタを有する。
RCフィルタは、出力回路1内のキャパシタC2、及
び、出力回路1内の抵抗R8で構成される。マルチプレ
クサU2は、4入力−1出力のスイッチ機能を有し、制
御入力端子からのチャンネル選択制御信号103に基づ
いて、信号出力端子と対応するチャンネルの信号入力端
子の何れか1つとを接続する。マルチプレクサU2は、
信号出力端子が第3の電圧信号入力回路の入力端子であ
るオペアンプA5の非反転入力端子に接続され、信号入
力端子の1つが対応するチャンネルの出力回路1Aの第
2出力端子に夫々接続される。出力回路1Aの第2出力
端子は、キャパシタC2を介して第3電圧電源の正極端
子に接続され、抵抗R8を介してオペアンプA3の反転
入力端子に接続される。
The output circuit 1A has an RC filter.
The RC filter includes a capacitor C2 in the output circuit 1 and a resistor R8 in the output circuit 1. The multiplexer U2 has a switch function of four inputs and one output, and connects the signal output terminal to any one of the signal input terminals of the corresponding channel based on the channel selection control signal 103 from the control input terminal. Multiplexer U2 is
The signal output terminal is connected to the non-inverting input terminal of the operational amplifier A5, which is the input terminal of the third voltage signal input circuit, and one of the signal input terminals is connected to the second output terminal of the output circuit 1A of the corresponding channel. . The second output terminal of the output circuit 1A is connected to the positive terminal of the third voltage power supply via the capacitor C2, and connected to the inverting input terminal of the operational amplifier A3 via the resistor R8.

【0026】制御部2Aは、第1信号入力端子が第2の
レベル変換回路の出力端子である抵抗R4の一端に接続
され、第2信号入力端子が第3のレベル変換回路の出力
端子である抵抗R6の一端に接続され、信号出力端子が
第1の電圧信号入力回路の入力端子であるオペアンプA
1の非反転入力端子に接続される。
In the control section 2A, the first signal input terminal is connected to one end of the resistor R4, which is the output terminal of the second level conversion circuit, and the second signal input terminal is the output terminal of the third level conversion circuit. An operational amplifier A connected to one end of the resistor R6 and having a signal output terminal as an input terminal of the first voltage signal input circuit.
1 non-inverting input terminal.

【0027】制御部2Aは、伝送したいデジタル情報の
設定値をDA変換部で電圧信号101に変換し、電圧信
号101を信号出力端子から第1のレベル変換回路に入
力する。制御部2Aは、第1信号入力端子からの第1電
圧変換検査信号をAD変換部でデジタル情報のリードバ
ック値に変換し、第2信号入力端子からの第2電圧変換
検査信号をAD変換部でデジタル情報のDA変換値に変
換して、内蔵の比較回路で自己診断する。
The control unit 2A converts a set value of digital information to be transmitted into a voltage signal 101 by a DA converter, and inputs the voltage signal 101 from a signal output terminal to a first level conversion circuit. The control unit 2A converts the first voltage conversion inspection signal from the first signal input terminal into a readback value of digital information by an AD conversion unit, and converts the second voltage conversion inspection signal from the second signal input terminal into an AD conversion unit. Then, the digital information is converted into a DA conversion value, and a self-diagnosis is performed by a built-in comparison circuit.

【0028】制御部2Aは、設定値、リードバック値、
及び、DA変換値を解析して、“断線故障”又は“リー
ドバックエラー”を検出する。リードバック値が設定値
と異なる場合、“リードバックエラー”を通知する。D
A変換値が正常、且つ、リードバック値が所定値(例え
ば0.65[mA])以下である場合、“断線故障”を
通知する。DA変換値が異常の場合、“リードバックエ
ラー”を通知する。
The control unit 2A includes a set value, a readback value,
Then, the D / A conversion value is analyzed to detect "disconnection failure" or "readback error". If the readback value is different from the set value, a “readback error” is notified. D
If the A-converted value is normal and the readback value is equal to or less than a predetermined value (for example, 0.65 [mA]), a "disconnection failure" is notified. If the DA conversion value is abnormal, a "readback error" is notified.

【0029】上記実施形態例によれば、自己診断回路が
動作状態を監視しているので、故障検出が容易になる。
According to the above embodiment, since the self-diagnosis circuit monitors the operation state, the failure detection becomes easy.

【0030】以上、本発明をその好適な実施形態例に基
づいて説明したが、本発明の電圧−電流変換回路は、上
記実施形態例の構成にのみ限定されるものでなく、上記
実施形態例の構成から種々の修正及び変更を施した電圧
−電流変換回路も、本発明の範囲に含まれる。
Although the present invention has been described based on the preferred embodiment, the voltage-current conversion circuit of the present invention is not limited to the configuration of the above-described embodiment, but is limited to the embodiment. The voltage-current conversion circuit obtained by making various modifications and changes from the configuration described above is also included in the scope of the present invention.

【0031】[0031]

【発明の効果】以上説明したように、本発明の電圧−電
流変換回路では、電圧信号入力回路及びレベル変換回路
をチャンネル間で共通化し、電流信号出力回路のみをチ
ャンネル毎に必要とすることにより、回路全体の部品点
数を削減したので、発生する電流信号が高精度になると
共に消費電力が削減される。また、自己診断回路が動作
状態を監視しているので、故障検出が容易になる。
As described above, in the voltage-current conversion circuit of the present invention, the voltage signal input circuit and the level conversion circuit are shared between the channels, and only the current signal output circuit is required for each channel. Since the number of components of the entire circuit is reduced, the generated current signal becomes highly accurate and the power consumption is reduced. Further, since the self-diagnosis circuit monitors the operation state, failure detection becomes easy.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1実施形態例の電圧−電流変換回路
の回路図である。
FIG. 1 is a circuit diagram of a voltage-current conversion circuit according to a first embodiment of the present invention.

【図2】本発明の第2実施形態例の電圧−電流変換回路
の回路図である。
FIG. 2 is a circuit diagram of a voltage-current conversion circuit according to a second embodiment of the present invention.

【図3】従来の電圧−電流変換回路の回路である。FIG. 3 is a circuit diagram of a conventional voltage-current conversion circuit.

【符号の説明】[Explanation of symbols]

1 出力回路 2 制御回路 3 レベル変換器 4 DA変換器 101 電圧信号 102 レベル変換信号 103 チャンネル選択制御信号 104 電流信号 A1〜A8 オペアンプ U1〜U3 マルチプレクサ R1〜R12 抵抗 C1〜C3 キャパシタ Q1〜Q4 トランジスタ D1 ツェナーダイオード DESCRIPTION OF SYMBOLS 1 Output circuit 2 Control circuit 3 Level converter 4 DA converter 101 Voltage signal 102 Level conversion signal 103 Channel selection control signal 104 Current signal A1 to A8 Operational amplifier U1 to U3 Multiplexer R1 to R12 Resistance C1 to C3 Capacitor Q1 to Q4 Transistor D1 Zener diode

───────────────────────────────────────────────────── フロントページの続き (72)発明者 宮田 稔之 東京都武蔵野市中町2丁目9番32号 横河 電機株式会社内 (72)発明者 馬庭 幸雄 東京都武蔵野市中町2丁目9番32号 横河 電機株式会社内 (72)発明者 池戸 弘泰 神奈川県川崎市川崎区田辺新田1番1号 富士電機株式会社内 Fターム(参考) 2G035 AA20 AB01 AC02 AD03 AD10 AD13 AD20 AD23 AD45 AD48 AD54 5H430 BB01 BB09 BB12 EE06 EE09 EE12 EE17 FF08 FF12 GG01 GG11 HH03 5J091 AA01 CA36 CA97 FA01 HA08 HA10 HA17 HA20 HA25 HA29 HA38 KA00 KA01 KA03 KA11 KA17 KA18 KA19 KA34 KA41 SA13 SA15 5J092 AA01 CA36 CA97 FA01 HA08 HA10 HA17 HA20 HA25 HA29 HA38 KA00 KA01 KA03 KA11 KA17 KA18 KA19 KA34 KA41 SA13 SA15  ──────────────────────────────────────────────────続 き Continued on the front page (72) Inventor Toshiyuki Miyata 2-9-132 Nakamachi, Musashino-shi, Tokyo Inside Yokogawa Electric Corporation (72) Inventor Yukio Uba 2-9-132 Nakamachi, Musashino-shi, Tokyo Inside Kawa Electric Co., Ltd. (72) Inventor Hiroyasu Ikedo 1-1-1 Tanabe Nitta, Kawasaki-ku, Kawasaki-shi, Kanagawa Prefecture F-term (reference) 2G035 AA20 AB01 AC02 AD03 AD10 AD13 AD20 AD23 AD45 AD48 AD54 5H430 BB01 BB09 BB12 EE06 EE09 EE12 EE17 FF08 FF12 GG01 GG11 HH03 5J091 AA01 CA36 CA97 FA01 HA08 HA10 HA17 HA20 HA25 HA29 HA38 KA00 KA01 KA03 KA11 KA17 KA18 KA19 KA34 KA41 SA13 SA15 5J092 AA01 CA36 KA18 KA19 KA34 KA41 SA13 SA15

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】複数チャンネルのための電圧信号を電流信
号に変換して各チャンネルに供給する電圧−電流変換回
路において、 第1の電圧を出力する第1の電圧源と、負極端子が該第
1の電圧源の負極端子と接続され該第1の電圧よりも低
い第2の電圧を出力する第2の電圧源と、正極端子が前
記第1の電圧源と接続され該第1の電圧よりも低い第3
の電圧を出力する第3の電圧源と、前記第2の電圧で作
動し前記複数チャンネルのための電圧信号を順次に入力
する電圧信号入力回路と、前記第1の電圧で作動し、前
記電圧信号をレベル変換してレベル変換信号を出力する
レベル変換回路と、該レベル変換回路からレベル変換信
号を入力し、複数の出力端子からチャンネル選択制御信
号に応答して1つの出力端子を選択し、該選択した出力
端子に前記レベル変換信号を出力するマルチプレクサ
と、前記マルチプレクサの各出力端子に接続され、前記
第3の電圧で作動し、前記マルチプレクサの出力端子か
ら出力される前記レベル変換信号を電流信号に変換して
出力する電流信号出力回路とを備えることを特徴とする
電圧−電流変換回路。
1. A voltage-current conversion circuit for converting a voltage signal for a plurality of channels into a current signal and supplying the current signal to each channel, wherein a first voltage source for outputting a first voltage and a negative terminal are connected to the first voltage source. A second voltage source connected to the negative terminal of the first voltage source and outputting a second voltage lower than the first voltage; and a positive terminal connected to the first voltage source and connected to the first voltage source. Third too low
A third voltage source that outputs a voltage of the second voltage, a voltage signal input circuit that operates at the second voltage and sequentially inputs voltage signals for the plurality of channels, and that operates at the first voltage, A level conversion circuit for level-converting a signal and outputting a level conversion signal, a level conversion signal being input from the level conversion circuit, and selecting one output terminal from a plurality of output terminals in response to a channel selection control signal; A multiplexer for outputting the level-converted signal to the selected output terminal, and a current connected to each output terminal of the multiplexer, operating at the third voltage and outputting the level-converted signal output from the output terminal of the multiplexer. And a current signal output circuit for converting the signal into a signal and outputting the signal.
【請求項2】前記レベル変換回路及び前記電流信号出力
回路は、レール・ツー・レール式のオペアンプを有する
回路である、請求項1に記載の電圧−電流変換回路。
2. The voltage-current conversion circuit according to claim 1, wherein said level conversion circuit and said current signal output circuit are circuits having a rail-to-rail type operational amplifier.
【請求項3】前記電流信号を変換して電圧変換検出信号
として出力する検出回路と、前記電圧変換検出信号と前
記電圧信号入力回路に入力された電圧信号とを比較する
比較回路とを有する自己診断回路を更に備える、請求項
1又は2に記載の電圧−電流変換回路。
3. A self-contained circuit comprising: a detection circuit for converting the current signal to output as a voltage conversion detection signal; and a comparison circuit for comparing the voltage conversion detection signal with a voltage signal input to the voltage signal input circuit. The voltage-current conversion circuit according to claim 1, further comprising a diagnosis circuit.
JP2000249368A 2000-08-21 2000-08-21 Voltage-current conversion circuit Expired - Lifetime JP4316121B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000249368A JP4316121B2 (en) 2000-08-21 2000-08-21 Voltage-current conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000249368A JP4316121B2 (en) 2000-08-21 2000-08-21 Voltage-current conversion circuit

Publications (2)

Publication Number Publication Date
JP2002064342A true JP2002064342A (en) 2002-02-28
JP4316121B2 JP4316121B2 (en) 2009-08-19

Family

ID=18739115

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000249368A Expired - Lifetime JP4316121B2 (en) 2000-08-21 2000-08-21 Voltage-current conversion circuit

Country Status (1)

Country Link
JP (1) JP4316121B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008032717A (en) * 2006-07-25 2008-02-14 Alstom Transport Sa System for measuring electrical energy supplied to railway traction unit by high-voltage cable
CN109831189A (en) * 2019-01-31 2019-05-31 大禹电气科技股份有限公司 A kind of voltage or the optional single channel output circuit of electric current
CN111999625A (en) * 2020-06-02 2020-11-27 武汉精立电子技术有限公司 Current monitoring circuit, graphic signal generator and panel detection system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104850164A (en) * 2015-05-29 2015-08-19 成都瑞联电气股份有限公司 Circuit composed of three operational amplifiers and capable of outputting four types of analog signals in configurable manner

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008032717A (en) * 2006-07-25 2008-02-14 Alstom Transport Sa System for measuring electrical energy supplied to railway traction unit by high-voltage cable
CN109831189A (en) * 2019-01-31 2019-05-31 大禹电气科技股份有限公司 A kind of voltage or the optional single channel output circuit of electric current
CN111999625A (en) * 2020-06-02 2020-11-27 武汉精立电子技术有限公司 Current monitoring circuit, graphic signal generator and panel detection system

Also Published As

Publication number Publication date
JP4316121B2 (en) 2009-08-19

Similar Documents

Publication Publication Date Title
US8179161B1 (en) Programmable input/output circuit
US7528636B2 (en) Low differential output voltage circuit
US20160134250A1 (en) Semiconductor memory with threshold current setting circuit
CN110954229B (en) Temperature detection circuit, temperature detection equipment, chip and circuit structure
US7023352B2 (en) Voltage-detecting method and related circuits
US9618571B2 (en) Detection circuit for relative error voltage
US20120139529A1 (en) Readout apparatus for current type touch panel
CN112781752A (en) Temperature detection circuit and chip
JP2002064342A (en) Voltage-current conversion circuit
KR20060042126A (en) Determining analog error using parallel path sampling
US7777650B2 (en) Key system with two operation nodes for detecting status of keys
JP2007228183A (en) Operational amplifier device
CN111427825A (en) Serial port level conversion circuit
US20020070888A1 (en) Circuit arrangement for conversion of an input current signal to a corresponding digital output signal
CN219016816U (en) Signal acquisition system
KR20180001983A (en) Readout circuit for processing various types of signal and integrated circuit module comprising the same
JP3980937B2 (en) Noise prevention circuit
JP4765451B2 (en) Sample and hold circuit
US5949288A (en) Circuit arrangement with an operational amplifier
JPH06224701A (en) Schmitt trigger circuit
RU102411U1 (en) DIGITAL SHIFT REGISTER ON ANALOGUE ELEMENTS
KR0135186Y1 (en) Comparator circuit having an improved output speed
JP2006222654A (en) Comparator circuit
JPH0740651B2 (en) Amplifier circuit
JPH03106220A (en) Circuit device for converting signal level

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070306

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070703

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070808

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080701

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080813

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080909

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081107

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090106

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090205

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20090409

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090508

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090520

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4316121

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120529

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120529

Year of fee payment: 3

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120529

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120529

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130529

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140529

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term