JP2002049600A5 - - Google Patents

Download PDF

Info

Publication number
JP2002049600A5
JP2002049600A5 JP2001174337A JP2001174337A JP2002049600A5 JP 2002049600 A5 JP2002049600 A5 JP 2002049600A5 JP 2001174337 A JP2001174337 A JP 2001174337A JP 2001174337 A JP2001174337 A JP 2001174337A JP 2002049600 A5 JP2002049600 A5 JP 2002049600A5
Authority
JP
Japan
Prior art keywords
readers
data block
predicted
directory
reader
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001174337A
Other languages
English (en)
Japanese (ja)
Other versions
JP4496455B2 (ja
JP2002049600A (ja
Filing date
Publication date
Priority claimed from US09/591,918 external-priority patent/US6889293B1/en
Application filed filed Critical
Publication of JP2002049600A publication Critical patent/JP2002049600A/ja
Publication of JP2002049600A5 publication Critical patent/JP2002049600A5/ja
Application granted granted Critical
Publication of JP4496455B2 publication Critical patent/JP4496455B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2001174337A 2000-06-09 2001-06-08 共有メモリマルチプロセッサシステムのためのディレクトリベース予測方法および装置 Expired - Fee Related JP4496455B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/591,918 US6889293B1 (en) 2000-06-09 2000-06-09 Directory-based prediction methods and apparatus for shared-memory multiprocessor systems
US09/591918 2000-06-09

Publications (3)

Publication Number Publication Date
JP2002049600A JP2002049600A (ja) 2002-02-15
JP2002049600A5 true JP2002049600A5 (cg-RX-API-DMAC7.html) 2005-05-19
JP4496455B2 JP4496455B2 (ja) 2010-07-07

Family

ID=24368495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001174337A Expired - Fee Related JP4496455B2 (ja) 2000-06-09 2001-06-08 共有メモリマルチプロセッサシステムのためのディレクトリベース予測方法および装置

Country Status (4)

Country Link
US (1) US6889293B1 (cg-RX-API-DMAC7.html)
EP (1) EP1162542B1 (cg-RX-API-DMAC7.html)
JP (1) JP4496455B2 (cg-RX-API-DMAC7.html)
DE (1) DE60132132T2 (cg-RX-API-DMAC7.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7398282B2 (en) * 2000-06-16 2008-07-08 Fujitsu Limited System for recording process information of a plurality of systems
US7017015B2 (en) * 2002-12-20 2006-03-21 Rockwell Automation Technologies, Inc. Method and system for coordinating the access of data by two computer processes
US7340565B2 (en) * 2004-01-13 2008-03-04 Hewlett-Packard Development Company, L.P. Source request arbitration
US7240165B2 (en) 2004-01-15 2007-07-03 Hewlett-Packard Development Company, L.P. System and method for providing parallel data requests
US7962696B2 (en) 2004-01-15 2011-06-14 Hewlett-Packard Development Company, L.P. System and method for updating owner predictors
US7363435B1 (en) * 2005-04-27 2008-04-22 Sun Microsystems, Inc. System and method for coherence prediction
US7395376B2 (en) 2005-07-19 2008-07-01 International Business Machines Corporation Method, apparatus, and computer program product for a cache coherency protocol state that predicts locations of shared memory blocks
JP4409619B2 (ja) 2006-02-24 2010-02-03 富士通株式会社 情報処理装置、制御装置および制御方法
JP4945611B2 (ja) * 2009-09-04 2012-06-06 株式会社東芝 マルチプロセッサ
RU2459241C1 (ru) * 2011-03-29 2012-08-20 Государственное образовательное учреждение высшего профессионального образования "Казанский государственный энергетический университет" (КГЭУ) Цифровое прогнозирующее устройство
WO2013042240A1 (ja) * 2011-09-22 2013-03-28 富士通株式会社 情報処理装置及び情報処理装置の制御方法
US10996989B2 (en) * 2016-06-13 2021-05-04 International Business Machines Corporation Flexible optimized data handling in systems with multiple memories
US10528471B2 (en) * 2016-12-27 2020-01-07 Eta Scale Ab System and method for self-invalidation, self-downgrade cachecoherence protocols
US9691019B1 (en) * 2017-03-07 2017-06-27 Google Inc. Depth concatenation using a matrix computation unit
US10896367B2 (en) 2017-03-07 2021-01-19 Google Llc Depth concatenation using a matrix computation unit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0394642A3 (en) 1989-04-28 1992-07-15 International Business Machines Corporation Data prefetching in caches
US5214766A (en) * 1989-04-28 1993-05-25 International Business Machines Corporation Data prefetching based on store information in multi-processor caches
US6032228A (en) * 1997-11-26 2000-02-29 International Business Machines Corporation Flexible cache-coherency mechanism

Similar Documents

Publication Publication Date Title
JP2002049600A5 (cg-RX-API-DMAC7.html)
TW311996B (cg-RX-API-DMAC7.html)
CN100514282C (zh) 由外部代理启动cpu数据预取的方法和设备
JP3199718B2 (ja) キャッシュ整合性維持方法
TWI318737B (en) Method and apparatus for predicting early write-back of owned cache blocks, and multiprocessor computer system
JP3628595B2 (ja) 少なくとも１つのｎｕｍａ（ｎｏｎ−ｕｎｉｆｏｒｍｍｅｍｏｒｙａｃｃｅｓｓ）データ処理システムとして構成可能な相互接続された処理ノード
JP2005018772A (ja) 複数のコヒーレンシ領域およびキャッシュ・パージのないコヒーレンシ領域間ソフトウェア・プロセス移行を備えるマルチプロセッサ・コンピュータ・システム
TW200534110A (en) A method for supporting improved burst transfers on a coherent bus
JP4733932B2 (ja) マルチプロセッサシステム及びマルチプロセッサシステムのキャッシュ一貫性維持方法
JP4496455B2 (ja) 共有メモリマルチプロセッサシステムのためのディレクトリベース予測方法および装置
EP4124963A1 (en) System, apparatus and methods for handling consistent memory transactions according to a cxl protocol
TW201810046A (zh) 用於存取快取記憶體的方法與裝置
KR20030024895A (ko) 캐시 코히어런트 멀티-프로세서 시스템에서 순서화된입출력 트랜잭션을 파이프라이닝하기 위한 방법 및 장치
KR980010821A (ko) 다중프로세서의 코히어런스 오버헤드 감소를 위한 자기-무효화 장치 및 방법
JP4307508B2 (ja) 異なるキャッシュロケーション長を有するキャッシュにおいてキャッシュコヒーレンシを保持するためのシステム及び方法
JP6343722B2 (ja) マルチコアシステムにおいてデータ訪問者ディレクトリにアクセスするための方法及びデバイス
TW200805062A (en) Data processing system, cache system and method for handling a flush operation in a data processing system having multiple coherency domains
EP0669579A2 (en) Coherence index generation for use by an input/output adapter
US20040117558A1 (en) System for and method of operating a cache
US20040215891A1 (en) Adaptive memory access speculation
US20170132000A1 (en) Hardware assisted software versioning of clustered applications
JP2001523857A (ja) キャッシュラインをクロスするアクセスに対してゼロサイクルペナルティを達成するための方法及びシステム
TWI380173B (en) Data processing system, cache memory and method for providing cache coherency
US7073004B2 (en) Method and data processing system for microprocessor communication in a cluster-based multi-processor network
US7395381B2 (en) Method and an apparatus to reduce network utilization in a multiprocessor system