JP2001195303A5 - - Google Patents

Download PDF

Info

Publication number
JP2001195303A5
JP2001195303A5 JP2000379986A JP2000379986A JP2001195303A5 JP 2001195303 A5 JP2001195303 A5 JP 2001195303A5 JP 2000379986 A JP2000379986 A JP 2000379986A JP 2000379986 A JP2000379986 A JP 2000379986A JP 2001195303 A5 JP2001195303 A5 JP 2001195303A5
Authority
JP
Japan
Prior art keywords
tlb
integer load
data
master
data cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000379986A
Other languages
English (en)
Japanese (ja)
Other versions
JP4065660B2 (ja
JP2001195303A (ja
Filing date
Publication date
Priority claimed from US09/466,494 external-priority patent/US6625714B1/en
Application filed filed Critical
Publication of JP2001195303A publication Critical patent/JP2001195303A/ja
Publication of JP2001195303A5 publication Critical patent/JP2001195303A5/ja
Application granted granted Critical
Publication of JP4065660B2 publication Critical patent/JP4065660B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2000379986A 1999-12-17 2000-12-14 機能が並列に分散された変換索引バッファ Expired - Fee Related JP4065660B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/466494 1999-12-17
US09/466,494 US6625714B1 (en) 1999-12-17 1999-12-17 Parallel distributed function translation lookaside buffer

Publications (3)

Publication Number Publication Date
JP2001195303A JP2001195303A (ja) 2001-07-19
JP2001195303A5 true JP2001195303A5 (enExample) 2005-07-07
JP4065660B2 JP4065660B2 (ja) 2008-03-26

Family

ID=23851970

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000379986A Expired - Fee Related JP4065660B2 (ja) 1999-12-17 2000-12-14 機能が並列に分散された変換索引バッファ

Country Status (2)

Country Link
US (2) US6625714B1 (enExample)
JP (1) JP4065660B2 (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6625714B1 (en) * 1999-12-17 2003-09-23 Hewlett-Packard Development Company, L.P. Parallel distributed function translation lookaside buffer
US6907600B2 (en) * 2000-12-27 2005-06-14 Intel Corporation Virtual translation lookaside buffer
US6820170B1 (en) * 2002-06-24 2004-11-16 Applied Micro Circuits Corporation Context based cache indexing
US20040054867A1 (en) * 2002-09-13 2004-03-18 Paulus Stravers Translation lookaside buffer
US7234034B2 (en) * 2002-09-16 2007-06-19 Texas Instruments Incorporated Self-clocking memory device
US7243208B2 (en) * 2003-08-13 2007-07-10 Renesas Technology Corp. Data processor and IP module for data processor
US7225316B2 (en) * 2003-11-17 2007-05-29 Intel Corporation Memory mapping apparatus, systems, and methods
US20060224857A1 (en) 2005-03-29 2006-10-05 O'connor Dennis M Locking entries into translation lookaside buffers
US20070094476A1 (en) * 2005-10-20 2007-04-26 Augsburg Victor R Updating multiple levels of translation lookaside buffers (TLBs) field
JP2007233615A (ja) 2006-02-28 2007-09-13 Fujitsu Ltd アドレス変換装置
US8185716B2 (en) * 2007-10-22 2012-05-22 Qimonda Ag Memory system and method for using a memory system with virtual address translation capabilities
US8015386B1 (en) * 2008-03-31 2011-09-06 Xilinx, Inc. Configurable memory manager
US8099580B2 (en) * 2009-06-09 2012-01-17 Freescale Semiconductor, Inc Translation look-aside buffer with a tag memory and method therefor
US8255629B2 (en) * 2009-06-22 2012-08-28 Arm Limited Method and apparatus with data storage protocols for maintaining consistencies in parallel translation lookaside buffers
US8478574B2 (en) 2010-04-30 2013-07-02 International Business Machines Corporation Tracking array data contents across three-valued read and write operations
US8566764B2 (en) 2010-04-30 2013-10-22 International Business Machines Corporation Enhanced analysis of array-based netlists via phase abstraction
US8181131B2 (en) 2010-04-30 2012-05-15 International Business Machines Corporation Enhanced analysis of array-based netlists via reparameterization
US8146034B2 (en) 2010-04-30 2012-03-27 International Business Machines Corporation Efficient Redundancy Identification, Redundancy Removal, and Sequential Equivalence Checking within Designs Including Memory Arrays.
US8336016B2 (en) 2010-05-07 2012-12-18 International Business Machines Corporation Eliminating, coalescing, or bypassing ports in memory array representations
US8291359B2 (en) 2010-05-07 2012-10-16 International Business Machines Corporation Array concatenation in an integrated circuit design
US8307313B2 (en) 2010-05-07 2012-11-06 International Business Machines Corporation Minimizing memory array representations for enhanced synthesis and verification
WO2013058745A1 (en) * 2011-10-18 2013-04-25 Soft Machines, Inc. Methods and systems for managing synonyms in virtually indexed physically tagged caches
US20130179642A1 (en) * 2012-01-10 2013-07-11 Qualcomm Incorporated Non-Allocating Memory Access with Physical Address
WO2014142867A1 (en) * 2013-03-14 2014-09-18 Intel Corporation Power efficient level one data cache access with pre-validated tags
US10776281B2 (en) * 2018-10-04 2020-09-15 International Business Machines Corporation Snoop invalidate filter for distributed memory management unit to reduce snoop invalidate latency
US11580031B2 (en) * 2019-07-31 2023-02-14 Intel Corporation Hardware for split data translation lookaside buffers
US11061828B1 (en) * 2020-02-25 2021-07-13 International Business Machines Corporation Using multi-tiered cache to satisfy input/output requests

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412787A (en) * 1990-11-21 1995-05-02 Hewlett-Packard Company Two-level TLB having the second level TLB implemented in cache tag RAMs
US5644748A (en) * 1992-01-30 1997-07-01 Fujitsu Limited Processor system including an index buffer circuit and a translation look-aside buffer control circuit for processor-to-processor interfacing
JP3740195B2 (ja) * 1994-09-09 2006-02-01 株式会社ルネサステクノロジ データ処理装置
US5860017A (en) 1996-06-28 1999-01-12 Intel Corporation Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
US5859999A (en) 1996-10-03 1999-01-12 Idea Corporation System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers
US6014732A (en) * 1997-10-22 2000-01-11 Hewlett-Packard Company Cache memory with reduced access time
US6351797B1 (en) * 1997-12-17 2002-02-26 Via-Cyrix, Inc. Translation look-aside buffer for storing region configuration bits and method of operation
US6272597B1 (en) * 1998-12-31 2001-08-07 Intel Corporation Dual-ported, pipelined, two level cache system
US6625714B1 (en) * 1999-12-17 2003-09-23 Hewlett-Packard Development Company, L.P. Parallel distributed function translation lookaside buffer

Similar Documents

Publication Publication Date Title
JP2001195303A5 (enExample)
Villa et al. Dynamic zero compression for cache energy reduction
CN103927270B (zh) 一种面向多个粗粒度动态可重构阵列的共享数据缓存装置及控制方法
JP2000122916A5 (enExample)
WO2005024635A3 (en) Microtlb and micro tag for reducing power in a processor
DE3687307D1 (de) Computeranordnungen mit cache-speichern.
TW376488B (en) Virtual memory system with local and global virtual address translation
JP2007504552A5 (enExample)
CN104937568B (zh) 用于多页尺寸转换后备缓冲器(tlb)的装置和方法
JPS6234257A (ja) 計算機システム
TW201717029A (zh) 對於可轉換記憶體的頁面的保護容器頁面與正規頁面類型表示的選擇性檢查之多頁面檢查提示
CN114063934B (zh) 数据更新装置、方法及电子设备
JPH08272692A (ja) 仮想アドレス変換方法
JP2012074046A (ja) 可変長命令の固定数を持つ命令キャッシュ
WO2013166101A1 (en) Managing buffer memory
JP2003281079A5 (enExample)
Wang et al. A low overhead in-network data compressor for the memory hierarchy of chip multiprocessors
Muralitharan TinyParrot: An Integration-Optimized Linux-Capable Host Multicore
JP2004530962A (ja) キャッシュメモリおよびアドレス指定方法
CN100520739C (zh) 一种快速虚实地址转换装置及其方法
CN100456271C (zh) 面向流应用的片内存储器
Frühauf et al. Enhancing risc-v processor performance in harsh environments through data cache optimization
TWI284806B (en) Method for managing external memory of a processor and chip for managing external memory
JPH04335431A (ja) 情報処理装置
Cao et al. Flexible memory: A novel main memory architecture with block-level memory compression