JP2001178147A - Inverter - Google Patents

Inverter

Info

Publication number
JP2001178147A
JP2001178147A JP35925799A JP35925799A JP2001178147A JP 2001178147 A JP2001178147 A JP 2001178147A JP 35925799 A JP35925799 A JP 35925799A JP 35925799 A JP35925799 A JP 35925799A JP 2001178147 A JP2001178147 A JP 2001178147A
Authority
JP
Japan
Prior art keywords
power supply
capacitor
switching element
drive circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP35925799A
Other languages
Japanese (ja)
Other versions
JP3614064B2 (en
Inventor
Zenichi Sengokudani
善一 千石谷
Tatsuo Maetani
達男 前谷
Yasuyuki Yokouchi
保行 横内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP35925799A priority Critical patent/JP3614064B2/en
Publication of JP2001178147A publication Critical patent/JP2001178147A/en
Application granted granted Critical
Publication of JP3614064B2 publication Critical patent/JP3614064B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Inverter Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an inverter realizing reduction in cost and size. SOLUTION: A control means 10 controls the duty of ON/OFF state of a lower arm such that the voltage of a power supply 8 for drive circuit does not drop below a gate drive voltage immediately after turning on commercial power until a first waveform is outputted. Consequently, the capacitance of a power supply filter capacitor 9 for the drive circuit can be reduced and charging current to the capacitors 6a-6c in a charge pump circuit can be suppressed without requiring any resistor for suppressing the inrush current.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、擬似交流波形出力
を発生するスイッチング素子の駆動回路にチャージポン
プ方式を用いたインバータ装置に関するものである。
[0001] 1. Field of the Invention [0002] The present invention relates to an inverter device using a charge pump system for a drive circuit of a switching element for generating a pseudo AC waveform output.

【0002】[0002]

【従来の技術】近年、インバータ装置はチャージポンプ
方式の提案によって、スイッチング素子の駆動回路用電
源の小型化が可能になった。
2. Description of the Related Art In recent years, the use of a charge pump system in an inverter device has made it possible to reduce the size of a power supply for a driving circuit for a switching element.

【0003】従来のチャージポンプ方式を用いたインバ
ータ装置について以下説明する。
A conventional inverter device using a charge pump system will be described below.

【0004】図3において、1は直流電圧源、2a〜2
fはスイッチング素子、3a〜3cは直流電圧源1のプ
ラス側に接続された(以下、上アームという)スイッチ
ング素子を駆動する駆動回路であり、突入電流抑制抵抗
器5aおよびダイオード4aを経て駆動回路3aの電源
となるコンデンサ6aに所定の電圧が充電される。コン
デンサ6b、6cも同様に突入電流抑制抵抗器5b、5
cおよびダイオード4b、4cを介して充電される。こ
の時、コンデンサ6aへの充電電流は突入電流抑制抵抗
器5aにて抑制される。3dは直流電圧源1のマイナス
側に接続された(以下、下アームという)スイッチング
素子2dを駆動する駆動回路である。7は駆動回路3a
のマイナス側電源ラインであり、8は駆動回路用電源、
9は駆動回路用電源平滑コンデンサである。
In FIG. 3, 1 is a DC voltage source, 2a to 2a
f is a switching element, and 3a to 3c are driving circuits for driving a switching element (hereinafter referred to as an upper arm) connected to the positive side of the DC voltage source 1, and drive circuit via an inrush current suppressing resistor 5a and a diode 4a. A predetermined voltage is charged in a capacitor 6a serving as a power supply of 3a. Similarly, capacitors 6b and 6c are connected to inrush current suppressing resistors 5b and 5c.
c and the diodes 4b and 4c. At this time, the charging current to the capacitor 6a is suppressed by the inrush current suppression resistor 5a. Reference numeral 3d denotes a drive circuit for driving a switching element 2d (hereinafter referred to as a lower arm) connected to the negative side of the DC voltage source 1. 7 is a drive circuit 3a
8 is a power supply for a drive circuit,
Reference numeral 9 denotes a power supply smoothing capacitor for the drive circuit.

【0005】なお、突入電流抑制抵抗器は、図示はしな
いがその機能を一つにまとめている場合もある。
[0005] Although not shown, the inrush current suppressing resistor may combine its functions into one.

【0006】上記のように構成されたインバータ装置
は、スイッチング素子2a、2dを直流電圧源1に対し
てブリッジ状に接続し、直流電圧源1から出力される直
流電圧を適宜スイッチングすることにより所定の擬似交
流波形を出力する。
In the inverter device configured as described above, the switching elements 2a and 2d are connected to the DC voltage source 1 in a bridge-like manner, and the DC voltage output from the DC voltage source 1 is appropriately switched so as to perform predetermined switching. Is output.

【0007】また、この上アームのスイッチング素子2
aを駆動する駆動回路3aは突入電流抑制抵抗器5a、
ダイオード4aおよびコンデンサ6aと共にチャージポ
ンプ回路を構成している。すなわち駆動回路用電源8か
ら所定の電圧が突入電流抑制抵抗器5aおよびダイオー
ド4aを経てコンデンサ6aに供給され、コンデンサ6
aを充電する。このコンデンサ6aを電源として駆動回
路3aが駆動する。
The switching element 2 of the upper arm
The driving circuit 3a for driving the inrush current suppressing resistor 5a,
Together with the diode 4a and the capacitor 6a, a charge pump circuit is formed. That is, a predetermined voltage is supplied from the drive circuit power supply 8 to the capacitor 6a via the rush current suppressing resistor 5a and the diode 4a,
Charge a. The drive circuit 3a is driven using the capacitor 6a as a power supply.

【0008】なお下アームのスイッチング素子2dを駆
動する駆動回路3dには駆動回路用電源8から直流電源
が供給されるのでダイオードおよびコンデンサは備えて
いない。
The drive circuit 3d for driving the switching element 2d of the lower arm is supplied with a DC power from the drive circuit power supply 8, and thus does not include a diode and a capacitor.

【0009】次に、このインバータ装置の動作について
説明をする。
Next, the operation of the inverter device will be described.

【0010】制御回路からの所定の信号により、まず下
アームのスイッチング素子2dがON状態になると、上
アームの駆動回路3aのマイナス側電源ライン7は、直
流電圧源1のマイナス側電位とほぼ同じ電位にまで降下
する。この時、上アーム用の駆動回路3aのコンデンサ
6aは駆動回路用電源8から突入電流抑制抵抗器5aお
よびダイオード4aを経て駆動回路用電源8とほぼ同電
位にまで充電される。
When the switching element 2d of the lower arm is first turned on by a predetermined signal from the control circuit, the negative power supply line 7 of the drive circuit 3a of the upper arm has substantially the same potential as the negative potential of the DC voltage source 1. It drops to the potential. At this time, the capacitor 6a of the drive circuit 3a for the upper arm is charged from the drive circuit power supply 8 to almost the same potential as the drive circuit power supply 8 via the rush current suppressing resistor 5a and the diode 4a.

【0011】次に、下アームのスイッチング素子2dが
OFF状態になり、上アームのスイッチング素子2aが
ON状態になると、上アームの駆動回路3aのマイナス
側電源ライン7の電位は、今度は直流電圧源1のプラス
側電位とほぼ同じ電位にまで上昇する。この状態におい
て、ダイオード4aは逆流阻止状態となり、コンデンサ
6aの電荷は保たれ、コンデンサ6aから駆動回路3a
に電源が供給され続ける。このように通常の波形出力時
には、上アームおよび下アームのPWMスイッチングに
より自動的にコンデンサ6aが充電される。
Next, when the switching element 2d of the lower arm is turned off and the switching element 2a of the upper arm is turned on, the potential of the minus power supply line 7 of the driving circuit 3a of the upper arm is changed to a DC voltage. The potential rises to substantially the same potential as the positive potential of the source 1. In this state, the diode 4a is in the backflow preventing state, the electric charge of the capacitor 6a is maintained, and the driving circuit 3a
Power continues to be supplied. As described above, during normal waveform output, the capacitor 6a is automatically charged by PWM switching of the upper arm and the lower arm.

【0012】しかしながら、電源投入直後はコンデンサ
6aは十分に充電されておらず、また、その充電電流は
突入電流抑制抵抗器5aにより制限されるので、波形出
力前に駆動回路3aの電源となるコンデンサ6aを充電
するのに十分な時間、必ず下アームをONする必要があ
った。
However, immediately after the power is turned on, the capacitor 6a is not sufficiently charged, and its charging current is limited by the inrush current suppressing resistor 5a. It was necessary to always turn on the lower arm for a sufficient time to charge 6a.

【0013】[0013]

【発明が解決しようとする課題】上記従来のインバータ
装置では、波形出力前にできるだけ短時間で上アーム用
の駆動回路の電源たるチャージポンプ回路のコンデンサ
を充電するため下アームを連続してONするが、コンデ
ンサの充電電流を抑制するための突入電流抑制抵抗器が
必要であった。
In the above-mentioned conventional inverter device, the lower arm is continuously turned on in order to charge the capacitor of the charge pump circuit which is the power supply of the drive circuit for the upper arm in the shortest possible time before outputting the waveform. However, an inrush current suppressing resistor for suppressing the charging current of the capacitor was required.

【0014】また、図4に示すようにコンデンサ6aへ
の充電を開始すると同時に駆動回路用電源電圧が変動
し、最悪の場合にはスイッチング素子のゲート駆動電圧
レベル以下となりインバータの機能がストップするとい
う問題があった。
Further, as shown in FIG. 4, the power supply voltage for the driving circuit fluctuates at the same time as the charging of the capacitor 6a is started. In the worst case, the voltage drops below the gate driving voltage level of the switching element, and the function of the inverter stops. There was a problem.

【0015】このため、電圧変動を抑えるために駆動回
路用電源平滑コンデンサ9は、比較的大きな容量を必要
としていた。
For this reason, the power supply smoothing capacitor 9 for the drive circuit needs a relatively large capacity in order to suppress the voltage fluctuation.

【0016】すなわち、突入電流抑制抵抗器や大きな駆
動回路用電源平滑コンデンサを配置するスペースが必要
であり、小型化や価格の面で問題があった。
In other words, a space is required for disposing a rush current suppressing resistor and a large power supply smoothing capacitor for a drive circuit, and there are problems in terms of size reduction and cost.

【0017】本発明は上記従来の問題点を解決するもの
で、安価で小型化を実現するインバータ装置を提供する
ことを目的とする。
An object of the present invention is to solve the above-mentioned conventional problems, and to provide an inexpensive and compact inverter device.

【0018】[0018]

【課題を解決するための手段】上記の課題を解決するた
めに本発明は、商用電源から作られる直流電圧のプラス
側およびマイナス側との間にそれぞれ接続されたプラス
側のスイッチング素子とマイナス側のスイッチング素子
による対構成の複数対のスイッチング手段と、前記スイ
ッチング素子を駆動する駆動回路と、直流電圧のプラス
側に接続されたスイッチング素子の駆動回路の電源であ
るチャージポンプ回路のコンデンサと、前記コンデンサ
を充電するための駆動回路用電源および駆動回路用電源
平滑コンデンサと、商用電源投入直後の擬似交流波形出
力時に、マイナス側のスイッチング素子のON、OFF
状態のデューティと周期を任意に変化させチャージポン
プ回路のコンデンサを突入電流抑制抵抗器を用いずに抑
制充電する制御手段を備えたものである。
SUMMARY OF THE INVENTION In order to solve the above-mentioned problems, the present invention provides a positive switching element and a negative switching element respectively connected between a positive side and a negative side of a DC voltage generated from a commercial power supply. A plurality of pairs of switching means of a pair of switching elements, a driving circuit for driving the switching elements, a capacitor for a charge pump circuit that is a power supply for the driving circuits for the switching elements connected to the positive side of the DC voltage, A drive circuit power supply for charging the capacitor and a power supply smoothing capacitor for the drive circuit, and ON / OFF of the switching element on the minus side when the pseudo AC waveform is output immediately after the commercial power supply is turned on.
Control means is provided for arbitrarily changing the duty and cycle of the state and suppressing and charging the capacitor of the charge pump circuit without using an inrush current suppressing resistor.

【0019】[0019]

【発明の実施の形態】上記の課題を解決するために本発
明は、商用電源から作られる直流電圧のプラス側および
マイナス側との間にそれぞれ接続されたプラス側のスイ
ッチング素子とマイナス側のスイッチング素子による対
構成の複数対のスイッチング手段と、前記スイッチング
素子を駆動する駆動回路と、直流電圧のプラス側に接続
されたスイッチング素子の駆動回路の電源であるチャー
ジポンプ回路のコンデンサと、前記コンデンサを充電す
るための駆動回路用電源および駆動回路用電源平滑コン
デンサと、商用電源投入直後の擬似交流波形出力時に、
マイナス側のスイッチング素子のON、OFF状態のデ
ューティと周期を任意に変化させチャージポンプ回路の
コンデンサを突入電流抑制抵抗器を用いずに抑制充電す
る制御手段とを備えたインバータ装置である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS In order to solve the above problems, the present invention relates to a positive side switching element and a negative side switching element connected between a positive side and a negative side of a DC voltage generated from a commercial power supply. A plurality of pairs of switching means composed of elements, a driving circuit for driving the switching element, a capacitor for a charge pump circuit that is a power supply for the driving circuit for the switching element connected to the positive side of the DC voltage, and the capacitor. When a drive circuit power supply for charging and a power supply smoothing capacitor for the drive circuit and a pseudo AC waveform output immediately after the commercial power supply is turned on,
An inverter device comprising control means for arbitrarily changing the duty and cycle of the ON / OFF state of the switching element on the minus side and suppressing and charging the capacitor of the charge pump circuit without using an inrush current suppressing resistor.

【0020】また、スイッチング素子がMOS−FE
T、IGBTなどの絶縁ゲート入力を持つ電力スイッチ
ング素子である請求項1記載のインバータ装置である。
The switching element is a MOS-FE
The inverter device according to claim 1, wherein the inverter device is a power switching element having an insulated gate input such as T or IGBT.

【0021】このように、商用電源投入直後の擬似交流
波形出力時に、マイナス側のスイッチング素子のON、
OFF状態のデューティと周期を任意に変化させること
で駆動回路用電源平滑コンデンサの容量を小さくするこ
とができ、突入電流抑制抵抗器を不要にできる。
As described above, when the pseudo AC waveform is output immediately after the commercial power is turned on, the ON state of the switching element on the minus side,
By arbitrarily changing the duty and cycle of the OFF state, the capacity of the power supply smoothing capacitor for the drive circuit can be reduced, and the rush current suppressing resistor can be eliminated.

【0022】また、絶縁ゲート入力を持つ電力スイッチ
ング素子に用いれば、特に小型化が可能になる。
Further, when the present invention is used for a power switching element having an insulated gate input, the size can be reduced particularly.

【0023】[0023]

【実施例】以下、本発明の一実施例を図面を参照しなが
ら説明する。
An embodiment of the present invention will be described below with reference to the drawings.

【0024】図1において、1は商用交流電源を整流し
た直流電圧源、2a〜2fは絶縁ゲート入力のスイッチ
ング素子でIGBT、3a〜3cは上アームのスイッチ
ング素子を駆動する駆動回路で、ダイオード4aを介し
て駆動回路3aの電源となるコンデンサ6aに所定の電
圧が充電される。コンデンサ6b、6cも同様にダイオ
ード4b、4cを介して充電され、チャージポンプ回路
を構成している。7は駆動回路3aのマイナス側電源ラ
インである。3d〜3fは下アームのスイッチング素子
2d〜2fを駆動する駆動回路、8は駆動回路用電源、
10は制御手段のPWM信号発生手段のマイコンであ
り、駆動回路3a〜3fを介してスイッチング素子2a
〜2fをON、OFFさせる信号を発生する。
In FIG. 1, reference numeral 1 denotes a DC voltage source obtained by rectifying a commercial AC power supply, reference numerals 2a to 2f denote insulated gate input switching elements, IGBTs; The capacitor 6a serving as a power supply of the drive circuit 3a is charged with a predetermined voltage via the. The capacitors 6b and 6c are similarly charged via the diodes 4b and 4c, and form a charge pump circuit. Reference numeral 7 denotes a negative power supply line of the drive circuit 3a. 3d to 3f are drive circuits for driving the lower arm switching elements 2d to 2f, 8 is a drive circuit power supply,
Reference numeral 10 denotes a microcomputer of the PWM signal generating means of the control means, and the switching element 2a is connected via the driving circuits 3a to 3f.
信号 2f are turned on and off.

【0025】従来例と構成上で異なるのは、チャージポ
ンプ回路に突入電流抑制抵抗器を備えていない点と、制
御手段10の制御内容である。
The difference from the conventional example in the configuration is that the charge pump circuit is not provided with an inrush current suppressing resistor and that the control means 10 controls.

【0026】本実施例のインバータ装置は、通常、スイ
ッチング素子2a〜2fを直流電圧源1に対してブリッ
ジ状に接続し、直流電圧源1から出力される直流電圧を
適宜スイッチングすることにより所定の擬似交流波形を
出力するが、従来例と同様に商用電源を投入した直後
は、コンデンサ6aが十分に充電されておらず、波形出
力前にコンデンサ6aを充電するのに十分な時間、必ず
下アームをONする必要がある。
In the inverter device of this embodiment, the switching elements 2a to 2f are normally connected in a bridge to the DC voltage source 1, and the DC voltage output from the DC voltage source 1 is appropriately switched to provide a predetermined voltage. Although a pseudo AC waveform is output, the capacitor 6a is not sufficiently charged immediately after the commercial power is turned on, as in the conventional example, and the lower arm must be charged for a sufficient time to charge the capacitor 6a before outputting the waveform. Must be turned ON.

【0027】このとき、図2に示すように、最初の波形
出力をするまではコンデンサ6aを十分に充電すると共
に、駆動回路用電源8の電圧変動がゲート駆動電圧レベ
ルに対し十分余裕を保つように下アームのON状態、O
FF状態のデューティを制御している。
At this time, as shown in FIG. 2, the capacitor 6a is sufficiently charged until the first waveform is output, and the voltage fluctuation of the drive circuit power supply 8 keeps a sufficient margin with respect to the gate drive voltage level. ON state of lower arm, O
The duty in the FF state is controlled.

【0028】つまり、最初の波形出力までは、下アーム
のON、OFF状態のデューティ比を変えたり、デュー
ティの周期を変えることで駆動回路用電源電圧がゲート
駆動電圧レベル以下にならないように制御する。
That is, until the first waveform output, the duty ratio of the ON / OFF state of the lower arm is changed or the duty cycle is changed so that the power supply voltage for the drive circuit is controlled so as not to be lower than the gate drive voltage level. .

【0029】これにより、従来例に比べて充電時間は実
用範囲内で少し長くなるが、駆動回路用電源平滑コンデ
ンサの容量を小さくでき、突入電流抑制抵抗器を用いな
くてもチャージポンプ回路のコンデンサの充電電流を抑
制することができる。
As a result, although the charging time is slightly longer in the practical range than in the conventional example, the capacity of the power supply smoothing capacitor for the drive circuit can be reduced, and the capacitor of the charge pump circuit can be used without using an inrush current suppressing resistor. Can be suppressed.

【0030】このように、突入電流抑制抵抗器が不要か
つ駆動回路用電源平滑コンデンサの容量を小さくできる
ので、小型で安価なインバータ装置の提供が可能であ
る。
As described above, since a rush current suppressing resistor is unnecessary and the capacity of the power supply smoothing capacitor for the drive circuit can be reduced, it is possible to provide a small and inexpensive inverter device.

【0031】なお、本実施例では三相ブリッジ構成のイ
ンバータについて説明したが、スイッチング素子を4個
用いた単相インバータにも適用することができ、同様の
効果を得ることができる。
Although the present embodiment has been described with respect to an inverter having a three-phase bridge configuration, the present invention can be applied to a single-phase inverter using four switching elements, and the same effect can be obtained.

【0032】また、バイポーラトランジスタにも実施で
きるが、絶縁ゲート入力のスイッチング素子であるIG
BTやMOS−FETなどで実施した方が小型化の効果
は大きい。
Although the present invention can be applied to a bipolar transistor, an IG which is a switching element having an insulated gate input is used.
The effect of downsizing is greater when implemented with BT or MOS-FET.

【0033】[0033]

【発明の効果】上記の実施例から明らかなように本発明
によれば、商用電源を投入した直後の最初の波形出力ま
で下アームのスイッチング素子のON、OFF状態のデ
ューティを制御することで、駆動回路用電源平滑コンデ
ンサの容量を小さくでき、突入電流抑制抵抗器を使用す
ることなくチャージポンプ回路のコンデンサを実用範囲
内の時間で充電できる。
As is apparent from the above embodiment, according to the present invention, by controlling the duty of the ON / OFF state of the switching element of the lower arm until the first waveform output immediately after the commercial power is turned on, The capacity of the power supply smoothing capacitor for the drive circuit can be reduced, and the capacitor of the charge pump circuit can be charged within a practical range without using an inrush current suppressing resistor.

【0034】このように、突入電流抑制抵抗器が不要か
つ駆動回路用電源平滑コンデンサの容量を小さくできる
ので、小型で安価なインバータ装置を提供できる。
As described above, since a rush current suppressing resistor is unnecessary and the capacity of the power supply smoothing capacitor for the drive circuit can be reduced, a small and inexpensive inverter device can be provided.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例におけるインバータ装置の回
路構成図
FIG. 1 is a circuit configuration diagram of an inverter device according to an embodiment of the present invention.

【図2】本発明のチャージポンプ回路のコンデンサ充電
時の動作波形図
FIG. 2 is an operation waveform diagram when a capacitor is charged in the charge pump circuit of the present invention.

【図3】従来のインバータ装置の回路構成図FIG. 3 is a circuit configuration diagram of a conventional inverter device.

【図4】従来のチャージポンプ回路のコンデンサ充電時
の動作波形図
FIG. 4 is an operation waveform diagram when a capacitor is charged in a conventional charge pump circuit.

【符号の説明】[Explanation of symbols]

1 直流電圧源 2a〜2f スイッチング素子 3a〜3f 駆動回路 6a〜6c コンデンサ 8 駆動回路用電源 9 駆動回路用電源平滑コンデンサ 10 制御手段(PWM信号発生器) DESCRIPTION OF SYMBOLS 1 DC voltage source 2a-2f Switching element 3a-3f Drive circuit 6a-6c Capacitor 8 Power supply for drive circuit 9 Power supply smoothing capacitor for drive circuit 10 Control means (PWM signal generator)

───────────────────────────────────────────────────── フロントページの続き (72)発明者 横内 保行 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 5H007 AA17 CA01 CB05 CC23 CD06 DB03 EA02 GA03  ──────────────────────────────────────────────────続 き Continuation of front page (72) Inventor Yasuyuki Yokouchi 1006 Kazuma Kadoma, Osaka Prefecture Matsushita Electric Industrial Co., Ltd. F-term (reference) 5H007 AA17 CA01 CB05 CC23 CD06 DB03 EA02 GA03

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 商用電源から作られる直流電圧のプラス
側およびマイナス側との間にそれぞれ接続されたプラス
側のスイッチング素子とマイナス側のスイッチング素子
による対構成の複数対のスイッチング手段と、前記スイ
ッチング素子を駆動する駆動回路と、直流電圧のプラス
側に接続されたスイッチング素子の駆動回路の電源であ
るチャージポンプ回路のコンデンサと、前記コンデンサ
を充電するための駆動回路用電源および駆動回路用電源
平滑コンデンサと、商用電源投入直後の擬似交流波形出
力時に、マイナス側のスイッチング素子のON、OFF
状態のデューティと周期を任意に変化させチャージポン
プ回路のコンデンサを突入電流抑制抵抗器を用いずに抑
制充電する制御手段とを備えたインバータ装置。
1. A plurality of pairs of switching means comprising a positive side switching element and a negative side switching element connected between a positive side and a negative side of a DC voltage generated from a commercial power supply, respectively, and said switching means. A driving circuit for driving the element, a capacitor for a charge pump circuit that is a power supply for a driving circuit for the switching element connected to the positive side of the DC voltage, a power supply for a driving circuit for charging the capacitor, and a power supply for the driving circuit ON and OFF of the negative side switching element when outputting the capacitor and the pseudo AC waveform immediately after the commercial power supply is turned on.
An inverter device comprising: control means for arbitrarily changing a duty and a cycle of a state to suppress and charge a capacitor of a charge pump circuit without using an inrush current suppressing resistor.
【請求項2】 スイッチング素子がMOS−FET、I
GBTなどの絶縁ゲート入力を持つ電力スイッチング素
子である請求項1記載のインバータ装置。
2. A switching device comprising: a MOS-FET;
2. The inverter device according to claim 1, wherein the inverter device is a power switching device having an insulated gate input such as a GBT.
JP35925799A 1999-12-17 1999-12-17 Inverter device Expired - Lifetime JP3614064B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP35925799A JP3614064B2 (en) 1999-12-17 1999-12-17 Inverter device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35925799A JP3614064B2 (en) 1999-12-17 1999-12-17 Inverter device

Publications (2)

Publication Number Publication Date
JP2001178147A true JP2001178147A (en) 2001-06-29
JP3614064B2 JP3614064B2 (en) 2005-01-26

Family

ID=18463573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35925799A Expired - Lifetime JP3614064B2 (en) 1999-12-17 1999-12-17 Inverter device

Country Status (1)

Country Link
JP (1) JP3614064B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008086154A (en) * 2006-09-28 2008-04-10 Daikin Ind Ltd Leakage current reducing method and load driving apparatus of inverter
JP2008118765A (en) * 2006-11-02 2008-05-22 Daikin Ind Ltd Inverter, air conditioner and control method of inverter
JP2012075323A (en) * 2012-01-12 2012-04-12 Daikin Ind Ltd Inverter device, air conditioner and control method of inverter device
JP7392570B2 (en) 2020-05-21 2023-12-06 富士電機株式会社 inverter device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008086154A (en) * 2006-09-28 2008-04-10 Daikin Ind Ltd Leakage current reducing method and load driving apparatus of inverter
JP2008118765A (en) * 2006-11-02 2008-05-22 Daikin Ind Ltd Inverter, air conditioner and control method of inverter
JP2012075323A (en) * 2012-01-12 2012-04-12 Daikin Ind Ltd Inverter device, air conditioner and control method of inverter device
JP7392570B2 (en) 2020-05-21 2023-12-06 富士電機株式会社 inverter device

Also Published As

Publication number Publication date
JP3614064B2 (en) 2005-01-26

Similar Documents

Publication Publication Date Title
US20040136133A1 (en) Power supply device and control method thereof
JPH08107601A (en) Power source for motor-operated vehicle
JPH04138068A (en) Driving circuit for inverter
JP2000134953A (en) Inverter
JP2016123202A (en) Power conversion device and control method for power conversion device
JP2004166480A (en) Power feeding device and method for motor power supply
US5828562A (en) Double discharge circuit for improving the power factor
JP2003108243A (en) Circuit apparatus for voltage control
JP3025715B2 (en) Inverter circuit
JP2001178147A (en) Inverter
JP2001275366A (en) Method of charging bootstrap capacitor
JP2003348880A (en) Method and apparatus for controlling motor
US6223296B1 (en) Automatic switching device for the power source input range of a monitor used in a personal computer
JPH0541397U (en) Voltage type semiconductor device driver
JP2595593B2 (en) Rectifier
JPH0744847B2 (en) Inverter drive circuit
JP2002112542A (en) Power supply circuit
JPH05161262A (en) Dc feed circuit
JP2712952B2 (en) Inverter device
JP3144124B2 (en) Inverter device
JP2009124915A (en) Inverter device
KR20030006423A (en) Induction motor driver circuit
JPH08340687A (en) Motor controller
JP2001268917A (en) Dc power supply unit
JPS5838414Y2 (en) switching regulator device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040713

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040720

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040914

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20041012

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041025

R151 Written notification of patent or utility model registration

Ref document number: 3614064

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071112

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081112

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091112

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091112

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101112

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111112

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121112

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121112

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131112

Year of fee payment: 9

EXPY Cancellation because of completion of term