JP2001166014A - Current supply circuit - Google Patents

Current supply circuit

Info

Publication number
JP2001166014A
JP2001166014A JP35022199A JP35022199A JP2001166014A JP 2001166014 A JP2001166014 A JP 2001166014A JP 35022199 A JP35022199 A JP 35022199A JP 35022199 A JP35022199 A JP 35022199A JP 2001166014 A JP2001166014 A JP 2001166014A
Authority
JP
Japan
Prior art keywords
current
range
output
switch
supply circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP35022199A
Other languages
Japanese (ja)
Other versions
JP3664009B2 (en
Inventor
Shigeaki Kono
茂明 河野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP35022199A priority Critical patent/JP3664009B2/en
Publication of JP2001166014A publication Critical patent/JP2001166014A/en
Application granted granted Critical
Publication of JP3664009B2 publication Critical patent/JP3664009B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Control Of Voltage And Current In General (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent an overcurrent output in a current supply circuit having both a big current range and a small current range at the time of a transient response without using a relay. SOLUTION: This current supply circuit has a feature that it is equipped with plural current range detecting resistors connected in series, and plural current output amplifiers connected to the connecting points of these current detecting resistors to output a designated current in accordance with a range selection, and supplies a current in a designated range from a small current range to a big current range to a load.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は電流供給回路に関
し、詳しくは、複数の電流出力レンジを有する回路での
小電流レンジにおける過渡応答の改善に関するものであ
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a current supply circuit, and more particularly, to an improvement in a transient response in a small current range in a circuit having a plurality of current output ranges.

【0002】[0002]

【従来の技術】半導体集積回路試験装置は、被試験半導
体デバイス(以下DUT:Device Under Testとい
う)の試験項目に応じて、DUTの駆動に必要な所定の
電力を供給しなければならない。ところで、近年の半導
体デバイスの高集積化に伴い、DUTの動作時には数ア
ンペア程度の駆動電流を必要とするが、非動作待機時は
数マイクロアンペアですむというような広範囲の電流供
給性能が求められるようになってきた。
2. Description of the Related Art A semiconductor integrated circuit test apparatus must supply a predetermined power required for driving a DUT in accordance with a test item of a semiconductor device under test (hereinafter referred to as DUT: Device Under Test). By the way, with the recent increase in the degree of integration of semiconductor devices, a wide range of current supply performance is required such that a drive current of about several amperes is required at the time of operation of the DUT, but only a few microamperes is required during non-operation standby. It has become.

【0003】図10はこのような要求に対応する従来の
電流供給回路の基本構成図である。図において、出力制
御回路1の出力信号は増幅器2を介して電流検出抵抗群
3に入力されている。なお、出力制御回路1には電圧設
定信号と電流設定信号が入力されるとともに電流検出回
路4から電流検出信号が入力され、さらに増幅器5を介
して出力信号の一部が帰還されている。電流検出回路4
は電流検出抵抗群3の両端の電圧を電流検出信号として
測定している。
FIG. 10 is a basic configuration diagram of a conventional current supply circuit that meets such a demand. In the figure, an output signal of an output control circuit 1 is input to a current detection resistor group 3 via an amplifier 2. The output control circuit 1 receives the voltage setting signal and the current setting signal, receives the current detection signal from the current detection circuit 4, and feeds back a part of the output signal via the amplifier 5. Current detection circuit 4
Measures the voltage at both ends of the current detection resistor group 3 as a current detection signal.

【0004】図11は図10の増幅器2と電流検出抵抗
群3部分の詳細回路例図である。増幅器2は、トランジ
スタQ1〜Q9、定電流源I1,I2、抵抗R8〜R1
5などで構成されている。電流検出抵抗群3は、スイッ
チSW1と抵抗R1との第1の直列回路、スイッチSW
2と抵抗R2との第2の直列回路、スイッチSW3と抵
抗R3との第3の直列回路とが並列に接続されたもので
あり、これら各抵抗R1〜R3の両端の電圧を図示しな
い電圧検出手段により測定して電流値を求めている。
FIG. 11 is a detailed circuit example of the amplifier 2 and the current detection resistor group 3 shown in FIG. The amplifier 2 includes transistors Q1 to Q9, constant current sources I1 and I2, and resistors R8 to R1.
5 and the like. The current detection resistor group 3 includes a first series circuit of a switch SW1 and a resistor R1, a switch SW1.
2 and a third series circuit of a switch SW3 and a resistor R3 are connected in parallel, and a voltage between both ends of each of the resistors R1 to R3 is detected by a voltage detector (not shown). The current value is obtained by measuring by means.

【0005】図12は図11の電流検出抵抗群3の動作
説明図である。図12において、スイッチSW1と抵抗
R1との第1の直列回路を10Aレンジ、スイッチSW
2と抵抗R2との第2の直列回路を1Aレンジ、スイッ
チSW3と抵抗R3との第3の直列回路を1μAレンジ
とする。ここで、スイッチSW1〜SW3としてFET
を使用すると、SW1,SW2として用いる大電流用F
ETのオフ時の静電容量C1,C2は数百pFから数千
pFになる。なお、一般に、抵抗R1は数百mΩ、抵抗
R2は数Ω、抵抗R3は数百kΩである。
FIG. 12 is a diagram for explaining the operation of the current detection resistor group 3 in FIG. In FIG. 12, a first series circuit including a switch SW1 and a resistor R1 has a range of 10A,
The second series circuit including the resistor R2 and the resistor R2 has a 1A range, and the third series circuit including the switch SW3 and the resistor R3 has a 1A range. Here, FETs are used as switches SW1 to SW3.
Is used, the large current F used as SW1 and SW2 is used.
The capacitances C1 and C2 when the ET is off range from several hundred pF to several thousand pF. In general, the resistance R1 is several hundreds mΩ, the resistance R2 is several Ω, and the resistance R3 is several hundred kΩ.

【0006】[0006]

【発明が解決しようとする課題】図12のようにオフ時
の静電容量C1,C2が比較的大きい大電流用FETを
用いる電流検出抵抗群3において、小電流レンジを選択
したときの回路は、図13のように静電容量C1,C2
との合成静電容量C(=C1+C2)と抵抗R3との並
列回路に書き替えることができる。この結果、大電流レ
ンジから小電流レンジに切り換える過渡応答時に合成静
電容量Cから放電電流が流れ、定電流源として使用する
ときに過電流を出力してしまうことになる。
As shown in FIG. 12, in the current detecting resistor group 3 using a large current FET having relatively large off-state capacitances C1 and C2, a circuit when a small current range is selected is as follows. , The capacitances C1 and C2 as shown in FIG.
Can be rewritten as a parallel circuit of the combined capacitance C (= C1 + C2) and the resistor R3. As a result, a discharge current flows from the combined capacitance C during a transient response when switching from the large current range to the small current range, and an overcurrent is output when used as a constant current source.

【0007】このような過渡応答時の過電流出力を解消
する対策として、スイッチがオフ状態のときの静電容量
がほとんど存在しないメカニカルリレーや水銀リレーを
使用することが考えられる。しかし、メカニカルリレー
についてはスイッチング動作時のチャタリングや接点の
寿命に問題があり、水銀リレーの場合にはリレーの取付
位置条件がアップサイドに限定されるという実装面での
制限や廃棄時の環境問題や部品コストの高さなどの問題
がある。
As a countermeasure to eliminate such an overcurrent output during the transient response, it is conceivable to use a mechanical relay or a mercury relay having almost no capacitance when the switch is off. However, mechanical relays have problems in chattering and contact life during switching operation, and in the case of mercury relays, mounting conditions such as the relay mounting position are limited to the upside, and environmental problems during disposal. And the cost of parts is high.

【0008】本発明はこれらの問題点に着目したもので
あり、その目的は、大電流レンジと小電流レンジが共存
する電流供給回路における過渡応答時の過電流出力を、
リレーを用いることなく防止することにある。
The present invention focuses on these problems, and an object of the present invention is to provide an overcurrent output during a transient response in a current supply circuit in which a large current range and a small current range coexist.
It is to prevent without using a relay.

【0009】[0009]

【課題を解決するための手段】このような目的を達成す
る請求項1の発明は、直列接続された複数の電流レンジ
検出抵抗と、これら電流レンジ検出抵抗の接続点にそれ
ぞれ接続され、レンジ選択に応じて所定の電流を出力す
る複数の電流出力アンプとを備え、負荷に小電流レンジ
から大電流レンジまでの所定のレンジの電流を供給する
ことを特徴とする。
According to a first aspect of the present invention, there is provided a power supply system comprising: a plurality of current range detecting resistors connected in series; And a plurality of current output amplifiers for outputting a predetermined current in accordance with the above-mentioned condition, and supplying a current in a predetermined range from a small current range to a large current range to a load.

【0010】これにより、従来のようなスイッチがオフ
の時の静電容量は存在しなくなり、過渡応答時の過電流
出力を防止できる。
As a result, there is no capacitance when the switch is turned off as in the prior art, and it is possible to prevent an overcurrent output during a transient response.

【0011】請求項2の発明は、請求項1の電流供給回
路において、前記電流出力アンプの出力インピーダンス
は、非選択時にハイインピーダンス状態になることを特
徴とする。
According to a second aspect of the present invention, in the current supply circuit of the first aspect, the output impedance of the current output amplifier is in a high impedance state when not selected.

【0012】これにより、非選択時の電流出力アンプは
実質的に回路から切り離された状態になり、回路に電気
的な影響を及ぼすことはない。
As a result, the current output amplifier at the time of non-selection is substantially disconnected from the circuit, and has no electrical influence on the circuit.

【0013】請求項3の発明は、請求項1の電流供給回
路において、前記電流レンジ検出抵抗の一部を並列接続
したことを特徴とする。
According to a third aspect of the present invention, in the current supply circuit of the first aspect, a part of the current range detecting resistor is connected in parallel.

【0014】これにより、スイッチとしてFETを用い
ても、FETのオフ静電容量が影響を及ぼすことはな
い。
Thus, even if an FET is used as a switch, the off-state capacitance of the FET does not affect the switch.

【0015】[0015]

【発明の実施の形態】以下、図面を用いて本発明の実施
の形態を説明する。図1は本発明の実施の形態の一例の
要部を示すブロック図である。図において、3個の電流
レンジ検出抵抗R1〜R3は直列接続され、これら電流
レンジ検出抵抗R1〜R3の接続点にはレンジ選択に応
じて所定の電流を出力する複数の電流出力アンプAMP
1〜AMP3の出力端子がそれぞれ接続されている。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram showing a main part of an example of an embodiment of the present invention. In the figure, three current range detection resistors R1 to R3 are connected in series, and a connection point of these current range detection resistors R1 to R3 includes a plurality of current output amplifiers AMP that output a predetermined current according to range selection.
Output terminals of 1 to AMP3 are connected respectively.

【0016】出力アンプAMP1〜AMP3には動作の
オン/オフを制御するスイッチSW8〜SW10が接続
されている。そして、スイッチSW8のみがオンの状態
で出力アンプAMP1が動作し、スイッチSW9のみが
オンの状態で出力アンプAMP2が動作し、スイッチS
W10のみがオンの状態で出力アンプAMP3が動作す
る。これらスイッチSW8〜SW10がオフの状態では
出力アンプAMP1〜AMP3の出力インピーダンスは
ハイインピーダンスになって動作しない。
The switches SW8 to SW10 for controlling ON / OFF of the operation are connected to the output amplifiers AMP1 to AMP3. Then, the output amplifier AMP1 operates with only the switch SW8 turned on, and the output amplifier AMP2 operates with only the switch SW9 turned on.
The output amplifier AMP3 operates with only W10 turned on. When the switches SW8 to SW10 are off, the output impedances of the output amplifiers AMP1 to AMP3 become high impedance and do not operate.

【0017】図2は図1全体の具体的な回路例図、図3は
スイッチSW8のみがオンの状態の小電流レンジ(1μ
Aレンジ)の動作説明図、図4はスイッチSW10のみ
がオンの状態の大電流レンジ(10Aレンジ)の動作説
明図である。
FIG. 2 is a specific circuit diagram of the whole of FIG. 1, and FIG. 3 is a small current range (1 μm) in a state where only the switch SW8 is on.
FIG. 4 is an operation explanatory diagram of a large current range (10A range) in a state where only the switch SW10 is on.

【0018】図3において、出力アンプAMP2,AM
P3の出力インピーダンスはハイインピーダンスになっ
ているので、これら出力アンプAMP2,AMP3の出
力電流は無視できる。出力アンプAMP1を構成するA
MP出力段1の出力電流Ioutは、直列接続された電流
レンジ検出抵抗R1〜R3を流れる。この場合、電流の
検出は、a−b間、b−c間またはc−d間のいずれか
の電圧を検出することにより行う。
In FIG. 3, output amplifiers AMP2 and AM
Since the output impedance of P3 is high, the output current of these output amplifiers AMP2 and AMP3 can be ignored. A that constitutes the output amplifier AMP1
The output current Iout of the MP output stage 1 flows through the current range detection resistors R1 to R3 connected in series. In this case, the detection of the current is performed by detecting any voltage between a and b, between bc and between cd.

【0019】図4において、出力アンプAMP1,AM
P2の出力インピーダンスはハイインピーダンスになっ
ているので、これら出力アンプAMP1,AMP2の出
力電流は無視できる。出力アンプAMP3を構成するA
MP出力段3の出力電流Ioutは、直列接続された電流
レンジ検出抵抗R1を流れる。この場合、電流の検出
は、c−d間の電圧を検出することにより行う。
In FIG. 4, output amplifiers AMP1, AM
Since the output impedance of P2 is high, the output currents of these output amplifiers AMP1 and AMP2 can be ignored. A that constitutes the output amplifier AMP3
The output current Iout of the MP output stage 3 flows through the current range detection resistor R1 connected in series. In this case, the current is detected by detecting the voltage between cd and d.

【0020】このように、本発明によれば、出力系統の
リレーを不要にしているので、小電流レンジでの定電流
出力時における過渡応答特性を改善できる。
As described above, according to the present invention, since the relay of the output system is not required, the transient response characteristic at the time of constant current output in a small current range can be improved.

【0021】図5は他の具体的な回路例図であり、大電
流レンジの電流検出抵抗R1,R2の切替えをFETを
用いたスイッチSW1,SW2で行う場合のオフ静電容
量の影響を除去する全体回路図である。図6は図5のス
イッチSW8をオンにしてスイッチSW9をオフにした
状態の小電流レンジ(1μAレンジ)の動作説明図、図
7は図5のスイッチSW9をオンにしてスイッチSW8
をオフにした状態の大電流レンジ(1Aレンジまたは1
0Aレンジ)の動作説明図である。
FIG. 5 is a diagram showing another specific circuit example, in which the effect of off-capacitance is eliminated when the current detection resistors R1 and R2 in the large current range are switched by the switches SW1 and SW2 using FETs. FIG. FIG. 6 is a diagram for explaining the operation in the small current range (1 μA range) in a state where the switch SW8 in FIG. 5 is turned on and the switch SW9 is turned off. FIG. 7 is a diagram illustrating the operation when the switch SW9 in FIG.
Large current range (1A range or 1
FIG. 4 is an operation explanatory diagram of (0A range).

【0022】図6において、出力アンプAMP2の出力
インピーダンスはハイインピーダンスになっているの
で、出力アンプAMP2の出力電流は無視できる。出力
アンプAMP1を構成するAMP出力段1の出力電流I
outは、電流レンジ検出抵抗R3と直列接続されたスイ
ッチSW1と抵抗R1との第1の直列回路またはこの第
1の直列回路と並列に接続されたスイッチSW2と抵抗
R2との第2の直列回路を流れる。図6のようにスイッ
チSW1をオンにしてスイッチSW2をオフにした場
合、AMP出力段1の出力電流Ioutは抵抗R3,R1
を流れる。電流の検出は、a−b間の電圧を検出するこ
とにより行う。
In FIG. 6, since the output impedance of the output amplifier AMP2 is high, the output current of the output amplifier AMP2 can be ignored. Output current I of AMP output stage 1 constituting output amplifier AMP1
out is a first series circuit of a switch SW1 and a resistor R1 connected in series with a current range detection resistor R3, or a second series circuit of a switch SW2 and a resistor R2 connected in parallel with the first series circuit. Flows through. When the switch SW1 is turned on and the switch SW2 is turned off as shown in FIG. 6, the output current Iout of the AMP output stage 1 becomes the resistance R3, R1
Flows through. The detection of the current is performed by detecting the voltage between a and b.

【0023】図7において、出力アンプAMP1の出力
インピーダンスはハイインピーダンスになっているの
で、出力アンプAMP1の出力電流は無視できる。出力
アンプAMP2を構成するAMP出力段2の出力電流I
outは、スイッチSW1と抵抗R1との第1の直列回路
またはこの第1の直列回路と並列に接続されたスイッチ
SW2と抵抗R2との第2の直列回路を流れる。図7の
ようにスイッチSW1をオンにしてスイッチSW2をオ
フにした10Aレンジの場合、AMP出力段2の出力電
流Ioutは抵抗R1を流れる。電流の検出は、抵抗R1
両端間の電圧を検出することにより行う。1Aレンジの
場合には、スイッチSW1をオフにしてスイッチSW2
をオンにし、電流の検出は抵抗R2両端間の電圧を検出
することにより行う。
In FIG. 7, since the output impedance of the output amplifier AMP1 is high, the output current of the output amplifier AMP1 can be ignored. Output current I of AMP output stage 2 constituting output amplifier AMP2
out flows through a first series circuit of the switch SW1 and the resistor R1 or a second series circuit of the switch SW2 and the resistor R2 connected in parallel with the first series circuit. In the case of the 10A range where the switch SW1 is turned on and the switch SW2 is turned off as shown in FIG. 7, the output current Iout of the AMP output stage 2 flows through the resistor R1. The current is detected by the resistor R1
This is performed by detecting the voltage between both ends. In the case of the 1A range, the switch SW1 is turned off and the switch SW2 is turned off.
Is turned on, and the current is detected by detecting the voltage across the resistor R2.

【0024】図8は図6の小電流レンジ選択時の等価回
路図、図9は図7の大電流レンジ選択時の等価回路図で
ある。図8において、スイッチSW2のオフ静電容量C
2は数百pF〜数千pF、抵抗R1は数百mΩ〜数Ωで
あり、出力電流Ioutに影響を与えることはない。ま
た、図9においても、抵抗R1に対するスイッチSW2
のオフ静電容量C2が小さいので、過渡応答時の過電流
は10Aに対して十分小さい値になり、実用上無視でき
る。すなわち、図5のように電流出力アンプを多段接続
することにより、スイッチのオフ静電容量に起因する過
渡応答時の過電流の影響を十分小さくできる。
FIG. 8 is an equivalent circuit diagram when the small current range of FIG. 6 is selected, and FIG. 9 is an equivalent circuit diagram when the large current range of FIG. 7 is selected. In FIG. 8, the OFF capacitance C of the switch SW2
2 is several hundred pF to several thousand pF, the resistance R1 is several hundred mΩ to several Ω, and does not affect the output current Iout. Also in FIG. 9, the switch SW2 with respect to the resistor R1 is used.
Since the off-capacitance C2 is small, the overcurrent at the time of the transient response is sufficiently small with respect to 10 A, and can be practically ignored. That is, by connecting the current output amplifiers in multiple stages as shown in FIG. 5, the influence of the overcurrent at the time of the transient response due to the off capacitance of the switch can be sufficiently reduced.

【0025】[0025]

【発明の効果】以上説明したように、本発明によれば、
大電流レンジと小電流レンジが共存する電流供給回路に
おける過渡応答時の過電流出力をリレーを用いることな
く防止でき、特に半導体集積回路試験装置におけるDU
Tの駆動電流供給回路として好適である。
As described above, according to the present invention,
Overcurrent output during transient response in a current supply circuit in which a large current range and a small current range coexist can be prevented without using a relay.
It is suitable as a drive current supply circuit for T.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施の形態の一例の要部を示すブロッ
ク図である。
FIG. 1 is a block diagram showing a main part of an example of an embodiment of the present invention.

【図2】図1全体の具体的な回路例図である。FIG. 2 is a specific circuit example diagram of the whole of FIG. 1;

【図3】スイッチSW8のみがオンの状態の小電流レン
ジ(1μAレンジ)の動作説明図である。
FIG. 3 is an operation explanatory diagram of a small current range (1 μA range) in a state where only a switch SW8 is turned on.

【図4】スイッチSW10のみがオンの状態の大電流レ
ンジ(10Aレンジ)の動作説明図である。
FIG. 4 is an operation explanatory diagram of a large current range (10A range) in a state where only a switch SW10 is turned on.

【図5】他の具体的な回路例図である。FIG. 5 is another specific circuit example diagram.

【図6】図5の小電流レンジ(1μAレンジ)の動作説
明図である。
6 is an operation explanatory diagram of a small current range (1 μA range) of FIG. 5;

【図7】図5の大電流レンジ(1Aレンジまたは10A
レンジ)の動作説明図である。
FIG. 7 shows a large current range (1A range or 10A) of FIG.
FIG.

【図8】図6の小電流レンジ選択時の等価回路図であ
る。
8 is an equivalent circuit diagram when the small current range in FIG. 6 is selected.

【図9】図7の大電流レンジ選択時の等価回路図であ
る。
9 is an equivalent circuit diagram when the large current range in FIG. 7 is selected.

【図10】従来の電流供給回路の基本構成図である。FIG. 10 is a basic configuration diagram of a conventional current supply circuit.

【図11】図10の破線部分の詳細回路例図である。FIG. 11 is a detailed circuit example diagram of a broken line part in FIG. 10;

【図12】図11の電流検出抵抗群3の動作説明図であ
る。
12 is an explanatory diagram of the operation of the current detection resistor group 3 in FIG.

【図13】図12の等価回路図である。FIG. 13 is an equivalent circuit diagram of FIG.

【符号の説明】[Explanation of symbols]

R1〜R3 電流レンジ検出抵抗 AMP1〜AMP3 電流出力アンプ SW8〜SW10 スイッチ R1 to R3 Current range detection resistors AMP1 to AMP3 Current output amplifier SW8 to SW10 Switch

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 直列接続された複数の電流レンジ検出抵
抗と、 これら電流レンジ検出抵抗の接続点にそれぞれ接続さ
れ、レンジ選択に応じて所定の電流を出力する複数の電
流出力アンプとを備え、 負荷に小電流レンジから大電流レンジまでの所定のレン
ジの電流を供給することを特徴とする電流供給回路。
A plurality of current range detection resistors connected in series; and a plurality of current output amplifiers respectively connected to connection points of the current range detection resistors and outputting a predetermined current according to range selection. A current supply circuit for supplying a load with a predetermined range of current from a small current range to a large current range.
【請求項2】 前記電流出力アンプの出力インピーダン
スは、非選択時にハイインピーダンス状態になることを
特徴とする請求項1記載の電流供給回路。
2. The current supply circuit according to claim 1, wherein the output impedance of said current output amplifier is in a high impedance state when not selected.
【請求項3】 前記電流レンジ検出抵抗の一部を並列接
続したことを特徴とする請求項1記載の電流供給回路。
3. The current supply circuit according to claim 1, wherein a part of said current range detection resistor is connected in parallel.
JP35022199A 1999-12-09 1999-12-09 Current supply circuit Expired - Lifetime JP3664009B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP35022199A JP3664009B2 (en) 1999-12-09 1999-12-09 Current supply circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35022199A JP3664009B2 (en) 1999-12-09 1999-12-09 Current supply circuit

Publications (2)

Publication Number Publication Date
JP2001166014A true JP2001166014A (en) 2001-06-22
JP3664009B2 JP3664009B2 (en) 2005-06-22

Family

ID=18409049

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35022199A Expired - Lifetime JP3664009B2 (en) 1999-12-09 1999-12-09 Current supply circuit

Country Status (1)

Country Link
JP (1) JP3664009B2 (en)

Also Published As

Publication number Publication date
JP3664009B2 (en) 2005-06-22

Similar Documents

Publication Publication Date Title
US6621259B2 (en) Current sense amplifier and method
KR0128731B1 (en) Differential amplififr and current sensing circuit and
KR100238744B1 (en) A test system integrated on a substrate a substrate in the form of a wafer on which a test system is provided in the kerf areas between integrated circuits and a method for measuring and/or testing parameters of test structures in the system
KR100903405B1 (en) Voltage-impressed current measuring apparatus and current buffers with switches used therefor
JPH11202002A (en) Current detection circuit
US6674270B2 (en) Power cutoff device
JP2735394B2 (en) Temperature compensated overload trip level semiconductor relay
US5548467A (en) LAN interface with simplified overcurrent protection
JPH11133068A (en) Voltage/current characteristic measuring device
JP3664009B2 (en) Current supply circuit
US6242966B1 (en) Leakage current correcting circuit
US6373295B2 (en) Rail-to-rail driver for use in a regulator, and method
US6002261A (en) Trimming circuit
JP3203521B2 (en) Load disconnection detection circuit
JP2003087959A (en) Switching device
JP3470481B2 (en) Power circuit
JP3075135B2 (en) LSI tester
JP2007073841A (en) Drive circuit
JPH11281677A (en) Current measuring apparatus
JPS6049417A (en) Overcurrent detecting circuit
US20070120573A1 (en) Semiconductor switch circuit
JP2678669B2 (en) Reference voltage input circuit
JP2890261B2 (en) Circuit for testing non-polar controlled components in control circuits
JPS63135879A (en) Power source circuit
JP3343833B2 (en) Power amplifier

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040802

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041022

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050308

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050321

R150 Certificate of patent or registration of utility model

Ref document number: 3664009

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080408

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090408

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090408

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100408

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100408

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110408

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130408

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20170408

Year of fee payment: 12

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20170408

Year of fee payment: 12

S201 Request for registration of exclusive licence

Free format text: JAPANESE INTERMEDIATE CODE: R314201

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20170408

Year of fee payment: 12

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term