JP2001125829A - コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法 - Google Patents
コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法Info
- Publication number
- JP2001125829A JP2001125829A JP30660599A JP30660599A JP2001125829A JP 2001125829 A JP2001125829 A JP 2001125829A JP 30660599 A JP30660599 A JP 30660599A JP 30660599 A JP30660599 A JP 30660599A JP 2001125829 A JP2001125829 A JP 2001125829A
- Authority
- JP
- Japan
- Prior art keywords
- request
- command
- storage device
- cancel
- speculative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30660599A JP2001125829A (ja) | 1999-10-28 | 1999-10-28 | コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法 |
| US09/698,344 US6721854B1 (en) | 1999-10-28 | 2000-10-27 | Controller device, disk controller, auxiliary storage, computer device, and method for controlling auxiliary storage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30660599A JP2001125829A (ja) | 1999-10-28 | 1999-10-28 | コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001125829A true JP2001125829A (ja) | 2001-05-11 |
| JP2001125829A5 JP2001125829A5 (enExample) | 2007-07-12 |
Family
ID=17959096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30660599A Pending JP2001125829A (ja) | 1999-10-28 | 1999-10-28 | コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6721854B1 (enExample) |
| JP (1) | JP2001125829A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7191308B2 (en) | 2003-04-14 | 2007-03-13 | Renesas Technology Corp. | Memory device with preread data management |
| JP2010128887A (ja) * | 2008-11-28 | 2010-06-10 | Fujitsu Ltd | 記憶装置,記憶システム及び制御方法 |
| JP2013020697A (ja) * | 2003-06-26 | 2013-01-31 | Koninkl Philips Electronics Nv | ライトワンス記憶媒体に情報を記録するレコーダ及び方法 |
| JP2013061790A (ja) * | 2011-09-13 | 2013-04-04 | Toshiba Corp | メモリデバイス |
| US9053056B2 (en) | 2007-12-27 | 2015-06-09 | Fujitsu Limited | Control apparatus, storage system, and memory controlling method |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7346724B1 (en) | 2002-06-28 | 2008-03-18 | Cypress Semiconductor Corp. | Enabling multiple ATA devices using a single bus bridge |
| US7206989B2 (en) | 2002-11-20 | 2007-04-17 | Intel Corporation | Integrated circuit having multiple modes of operation |
| US7543085B2 (en) * | 2002-11-20 | 2009-06-02 | Intel Corporation | Integrated circuit having multiple modes of operation |
| US7427027B2 (en) * | 2004-07-28 | 2008-09-23 | Sandisk Corporation | Optimized non-volatile storage systems |
| US8341360B2 (en) | 2005-12-30 | 2012-12-25 | Intel Corporation | Method and apparatus for memory write performance optimization in architectures with out-of-order read/request-for-ownership response |
| US20130151755A1 (en) | 2011-12-12 | 2013-06-13 | Reuven Elhamias | Non-Volatile Storage Systems with Go To Sleep Adaption |
| US9411721B2 (en) | 2013-11-15 | 2016-08-09 | Sandisk Technologies Llc | Detecting access sequences for data compression on non-volatile memory devices |
| JP2015203980A (ja) * | 2014-04-14 | 2015-11-16 | キヤノン株式会社 | 情報処理装置およびその制御方法、並びにプログラム |
| KR102680273B1 (ko) | 2019-02-12 | 2024-07-01 | 삼성전자주식회사 | 서스펜드 모드를 제어하는 방법 및 이를 포함하는 메모리 컨트롤러 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6101577A (en) * | 1997-09-15 | 2000-08-08 | Advanced Micro Devices, Inc. | Pipelined instruction cache and branch prediction mechanism therefor |
| US6134633A (en) * | 1997-10-31 | 2000-10-17 | U.S. Philips Corporation | Prefetch management in cache memory |
| US6016533A (en) * | 1997-12-16 | 2000-01-18 | Advanced Micro Devices, Inc. | Way prediction logic for cache array |
| JP3071752B2 (ja) * | 1998-03-24 | 2000-07-31 | 三菱電機株式会社 | ブリッジ方法、バスブリッジ及びマルチプロセッサシステム |
| US6446143B1 (en) * | 1998-11-25 | 2002-09-03 | Compaq Information Technologies Group, L.P. | Methods and apparatus for minimizing the impact of excessive instruction retrieval |
-
1999
- 1999-10-28 JP JP30660599A patent/JP2001125829A/ja active Pending
-
2000
- 2000-10-27 US US09/698,344 patent/US6721854B1/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7191308B2 (en) | 2003-04-14 | 2007-03-13 | Renesas Technology Corp. | Memory device with preread data management |
| US7552311B2 (en) | 2003-04-14 | 2009-06-23 | Renesas Technology Corp. | Memory device with preread data management |
| JP2013020697A (ja) * | 2003-06-26 | 2013-01-31 | Koninkl Philips Electronics Nv | ライトワンス記憶媒体に情報を記録するレコーダ及び方法 |
| US9053056B2 (en) | 2007-12-27 | 2015-06-09 | Fujitsu Limited | Control apparatus, storage system, and memory controlling method |
| JP2010128887A (ja) * | 2008-11-28 | 2010-06-10 | Fujitsu Ltd | 記憶装置,記憶システム及び制御方法 |
| JP2013061790A (ja) * | 2011-09-13 | 2013-04-04 | Toshiba Corp | メモリデバイス |
Also Published As
| Publication number | Publication date |
|---|---|
| US6721854B1 (en) | 2004-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8380922B1 (en) | Data storage device comprising host interface state machine blocking on target logical block address | |
| US6324599B1 (en) | Computer system and method for tracking DMA transferred data within a read-ahead local buffer without interrupting the host processor | |
| US6842801B2 (en) | System and method of implementing a buffer memory and hard disk drive write controller | |
| JP3137554B2 (ja) | データ転送/管理システム及び方法 | |
| JP3183993B2 (ja) | ディスク制御システム | |
| JP2001125829A (ja) | コントローラ装置、ディスクコントローラ、補助記憶装置、コンピュータ装置、および補助記憶装置の制御方法 | |
| JP2012508428A (ja) | 単一のコマンドにより複数の非連続アドレス範囲の転送をキューイングするための方法及びシステム | |
| JP2007241927A (ja) | データ記憶装置及び方法 | |
| CN101652765A (zh) | 设备控制器 | |
| JP4788528B2 (ja) | ディスク制御装置、ディスク制御方法、ディスク制御プログラム | |
| JP2006139548A (ja) | メディア・ドライブ及びそのコマンド実行方法 | |
| JP2002117002A (ja) | 共用型ペリフェラルアーキテクチャ | |
| JP3568110B2 (ja) | キャッシュメモリの制御方法、コンピュータシステム、ハードディスクドライブ装置およびハードディスク制御装置 | |
| JP2008135014A (ja) | ハードディスクドライブ | |
| JP3745552B2 (ja) | 情報記憶装置 | |
| US6567886B1 (en) | Disk drive apparatus and control method thereof | |
| JP2001125829A5 (enExample) | ||
| JP7170093B2 (ja) | 記憶デバイスのための改良された先読み能力 | |
| JP2001166994A (ja) | 早期データ転送完了を利用してデータ記憶装置性能を改善するデータ記憶装置および方法 | |
| US7376786B2 (en) | Command stack management in a disk drive | |
| JP3122702B2 (ja) | ディスク装置のライトバック制御方法 | |
| US5875453A (en) | Apparatus for and method of information processing | |
| JP3793682B2 (ja) | コマンドキューイングの機能を持つ記憶装置 | |
| KR20070060301A (ko) | 불휘발성 메모리를 쓰기 캐시로 구비한 하드 디스크드라이버 | |
| JPS617952A (ja) | 活動トレ−ス収集装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061004 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061004 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20061107 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061227 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080328 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080415 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20080415 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080916 |