JP2001111422A - Comparing type a/d conversion circuit - Google Patents

Comparing type a/d conversion circuit

Info

Publication number
JP2001111422A
JP2001111422A JP29060299A JP29060299A JP2001111422A JP 2001111422 A JP2001111422 A JP 2001111422A JP 29060299 A JP29060299 A JP 29060299A JP 29060299 A JP29060299 A JP 29060299A JP 2001111422 A JP2001111422 A JP 2001111422A
Authority
JP
Japan
Prior art keywords
conversion
power supply
circuit
voltage
conversion circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29060299A
Other languages
Japanese (ja)
Inventor
Yoshiteru Ozaki
圭輝 小崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP29060299A priority Critical patent/JP2001111422A/en
Publication of JP2001111422A publication Critical patent/JP2001111422A/en
Pending legal-status Critical Current

Links

Landscapes

  • Emergency Protection Circuit Devices (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

PROBLEM TO BE SOLVED: To solve the problem that A/D conversion operation is influenced by the superposition of serge voltage generated when comparing reference voltage to be applied to an analog input is obtained from a switching power supply in a comparing type A/D conversion. SOLUTION: A serge judgment circuit 13 judges whether serge voltage generated from a switching power supply 12 is not less than fixed level or not, and in a period that the serge voltage is held at the fixed level or more, stops the A/D conversion operation of an A/D conversion circuit 11. It is also available to obtain a signal synchronized with serge voltage and stop the A/D conversion operation by the signal in a serge voltage period.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、アナログ入力信号
をディジタル信号に変換する比較形A/D変換回路に係
り、特にスイッチング方式の制御電源を使用した比較形
A/D変換回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a comparison type A / D conversion circuit for converting an analog input signal into a digital signal, and more particularly to a comparison type A / D conversion circuit using a switching type control power supply.

【0002】[0002]

【従来の技術】最近のインバータなどの電力変換機器や
電力系統・プラントなどの監視制御装置は、コンピュー
タを制御中枢部とし、ディジタル信号を使った演算処理
により制御出力や監視出力を得るようにしている。
2. Description of the Related Art Recent power conversion equipment such as inverters and monitoring and control devices such as power systems and plants have a computer as a control center, and obtain control output and monitoring output through arithmetic processing using digital signals. I have.

【0003】この種の装置では、計測値(速度、電圧、
電流など)のアナログ信号をディジタル値に変換してコ
ンピュータ側に取り込む必要があり、このためにアナロ
グ入力信号をディジタル信号に変換するA/D変換回路
が多く使用される。
In this type of device, measured values (speed, voltage,
It is necessary to convert an analog signal (e.g., current) into a digital value and take it into the computer. For this purpose, an A / D conversion circuit that converts an analog input signal into a digital signal is often used.

【0004】A/D変換回路には、抵抗の分圧比によっ
て定める各基準電圧とアナログ入力電圧の大小を比較す
ることでディジタル値に変換する比較形と、D/A変換
回路を内蔵して逐次比較・減算する逐次比較形、アナロ
グ入力を積分してカウントする積分形などがある。この
うち、比較形A/D変換回路は、アナログ入力を各基準
電圧と一括比較するため他の方式に比べて高速変換動作
が得られ、インバータの制御装置など高速制御が望まれ
る場合に多く採用される。
The A / D conversion circuit includes a comparison type in which each reference voltage determined by a voltage dividing ratio of a resistor is compared with a magnitude of an analog input voltage to convert the analog voltage into a digital value, and a D / A conversion circuit built-in. There are a successive approximation type for comparison and subtraction, and an integration type for integrating and counting analog inputs. Of these, the comparison type A / D converter circuit is used when the analog input is collectively compared with each reference voltage, so that a high-speed conversion operation can be obtained as compared with other methods and a high-speed control such as an inverter control device is desired. Is done.

【0005】図3は、比較形A/D変換回路の例を示
す。抵抗分圧回路1は、複数の抵抗を直列接続で設け、
安定化直流電源2の出力電圧を抵抗分圧して段階的な比
較基準電圧V0〜V3を得る。比較部3は、複数のコンパ
レータを設け、各コンパレータでは各比較基準電圧V0
〜V3とアナログ入力電圧との大小を個々に同時比較
し、各コンパレータには論理「1、0」の出力を得る。
符号変換回路4は、比較部3からの論理出力からアナロ
グ入力電圧に対応した符号化データを得る。
FIG. 3 shows an example of a comparison type A / D conversion circuit. The resistor voltage dividing circuit 1 includes a plurality of resistors connected in series,
The output voltage of the stabilized DC power supply 2 by resistance-dividing obtain stepwise comparison reference voltage V 0 ~V 3 in. The comparing section 3 is provided with a plurality of comparators, and each comparator has a comparison reference voltage V 0.
Simultaneously comparing the magnitudes of ~V 3 and the analog input voltage individually to obtain an output of logic "0" to each of the comparators.
The code conversion circuit 4 obtains encoded data corresponding to the analog input voltage from the logical output from the comparison unit 3.

【0006】[0006]

【発明が解決しようとする課題】インバータ等の制御電
源には、コンパクト化や電源効率を高めるためにスイッ
チング電源が多く採用されている。このスイッチング電
源は、図4に基本構成を示すように、交流電源から整流
・平滑した直流電力を得、これを直流電源としてパルス
トランスPTを半導体スイッチング素子SWに印加し、
スイッチング素子SWの高周波スイッチ(数十kHZ
数百kHZ)動作によりパルストランスPTの二次側に
降圧または昇圧した高周波パルス電流として取り出し、
これを整流回路RECで整流・平滑して直流出力を得
る。
As a control power supply such as an inverter, a switching power supply is often used in order to make the power supply more compact and to improve the power supply efficiency. As shown in FIG. 4, the switching power supply obtains rectified and smoothed DC power from an AC power supply, and applies a pulse transformer PT to the semiconductor switching element SW as a DC power supply.
High-frequency switch (the number of switching elements SW tens kH Z ~
Several hundred kH Z) is taken out as a high-frequency pulse current obtained by stepping down or step-up in the secondary side of the pulse transformer PT by operation,
This is rectified and smoothed by a rectifier circuit REC to obtain a DC output.

【0007】このようなスイッチング電源を比較形A/
D変換回路の直流電源2として直接に利用、または分圧
回路を通して利用する場合、スイッチング電源の直流出
力にはスイッチング素子SWの高周波スイッチ動作によ
るサージ電圧が重畳してしまう。
[0007] Such a switching power supply is a comparative type A /
When used directly as the DC power supply 2 of the D conversion circuit or through a voltage dividing circuit, a surge voltage due to the high-frequency switch operation of the switching element SW is superimposed on the DC output of the switching power supply.

【0008】このサージ電圧の存在は、抵抗分圧回路1
の比較基準電圧V0〜V3にも現れ、比較部3による誤判
定でディジタル出力を乱れてさせてしまい、このディジ
タル値を使用すると不安定な制御になってしまう。な
お、スイッチング電源を比較部3や符号変換回路4の電
源にも使用するも、これら部分ではサージ電圧による影
響は殆どない。
The existence of the surge voltage is determined by the resistance voltage dividing circuit 1
Appearing in the comparison reference voltages V 0 to V 3 , the digital output is disturbed by the erroneous determination by the comparator 3, and the use of this digital value results in unstable control. Although the switching power supply is used as the power supply for the comparison unit 3 and the code conversion circuit 4, these parts are hardly affected by the surge voltage.

【0009】上記のサージ電圧の問題を解消するには、
パルストランスに誘起される電圧・電流のゼロ点でスイ
ッチング素子をスイッチング制御する方法、スイッチン
グ電源出力にサージ抑制フィルタを設ける方法、スイッ
チング電源に代えてアナログ式のドロッパ電源を使用す
る方法が考えられる。
In order to solve the above-mentioned problem of surge voltage,
There are a method of controlling the switching of the switching element at a zero point of the voltage and current induced in the pulse transformer, a method of providing a surge suppression filter at the output of the switching power supply, and a method of using an analog dropper power supply instead of the switching power supply.

【0010】しかしながら、ゼロ電圧・電流スイッチン
グには半導体スイッチやリアクトルなどの部品増設を必
要とし、大型化しコストアップにもなる。また、フィル
タを設ける方法は、フィルタ回路を必要とするし、フィ
ルタ回路の応答遅れによる電圧制御の応答性低下でA/
D変換精度が悪くなる。また、ドロッパ電源は、電力損
失が大きく効率が悪くなる。
However, zero-voltage / current switching requires additional components such as semiconductor switches and reactors, which increases the size and cost. Also, the method of providing a filter requires a filter circuit, and A / A
The D conversion accuracy is deteriorated. In addition, the dropper power supply has a large power loss and is inefficient.

【0011】本発明の目的は、上記の課題を解決した比
較形A/D変換回路を提供することにある。
An object of the present invention is to provide a comparison type A / D conversion circuit which solves the above problems.

【0012】[0012]

【課題を解決するための手段】本発明は、サージ電圧レ
ベルの大小からA/D変換結果に影響する期間にはA/
D変換動作を停止させること、またはサージ電圧に同期
した信号からA/D変換結果に影響する期間にはA/D
変換動作を停止させることで、サージ電圧の影響を取り
除くようにしたもので、以下の構成を特徴とする。
According to the present invention, the A / D conversion is performed during a period in which the magnitude of the surge voltage level affects the A / D conversion result.
The A / D conversion operation is stopped, or the A / D conversion is performed during a period in which a signal synchronized with the surge voltage affects the A / D conversion result.
The effect of the surge voltage is removed by stopping the conversion operation, and is characterized by the following configuration.

【0013】(第1の発明)アナログ入力に対する比較
基準電圧をスイッチング電源から得る比較形A/D変換
回路において、前記スイッチング電源から発生するサー
ジ電圧が一定レベル以上にある期間にはA/D変換動作
を停止させるサージ判定回路を設けたことを特徴とす
る。
(First invention) In a comparison type A / D conversion circuit for obtaining a comparison reference voltage for an analog input from a switching power supply, the A / D conversion is performed during a period when a surge voltage generated from the switching power supply is higher than a certain level. A surge determination circuit for stopping the operation is provided.

【0014】(第2の発明)アナログ入力に対する比較
基準電圧をスイッチング電源から得る比較形A/D変換
回路において、前記スイッチング電源から発生するサー
ジ電圧に同期した信号でA/D変換動作を停止させる同
期信号発生回路を設けたことを特徴とする。
(Second invention) In a comparison type A / D conversion circuit for obtaining a comparison reference voltage for an analog input from a switching power supply, an A / D conversion operation is stopped by a signal synchronized with a surge voltage generated from the switching power supply. A synchronization signal generation circuit is provided.

【0015】[0015]

【発明の実施の形態】(第1の実施形態)図1は、本発
明の実施形態を示す回路構成図であり、サージ電圧レベ
ル判定によりA/D変換動作を決定する場合である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS (First Embodiment) FIG. 1 is a circuit diagram showing an embodiment of the present invention, in which an A / D conversion operation is determined by determining a surge voltage level.

【0016】A/D変換回路11は図3と同等の比較形
にされ、スイッチング電源12は図4と同等の回路に構
成されてA/D変換回路11の抵抗分圧回路1に基準電
圧を与える。
The A / D conversion circuit 11 is of a comparative type equivalent to that shown in FIG. 3, and the switching power supply 12 is configured as a circuit equivalent to that of FIG. give.

【0017】サージ判定回路13は、スイッチング電源
12の直流出力電圧を分圧抵抗R1,R2によって取り
出し、この分圧電圧を比較回路(反転回路)COMによ
って比較基準電圧と大小を比較し、スイッチング電源1
2の直流出力電圧に一定レベル以上のサージ電圧が発生
しているか否かを判定する。
The surge judging circuit 13 extracts the DC output voltage of the switching power supply 12 by means of voltage dividing resistors R1 and R2, compares the divided voltage with a comparison reference voltage by a comparing circuit (inverting circuit) COM, and compares the magnitude with the reference voltage. 1
It is determined whether a surge voltage of a certain level or more has occurred in the DC output voltage of No. 2.

【0018】サージ判定回路13の比較基準電圧は、A
/D変換回路11の分解能などに応じて定められ、すな
わち図3の電圧V0〜V3による検出電圧範囲(例えばV
3−V2)によって応じて決められる。
The comparison reference voltage of the surge determination circuit 13 is A
/ D is determined depending on, for example, the resolution conversion circuit 11, i.e. the detection voltage range (e.g., V due to a voltage V 0 ~V 3 in FIG. 3
3- V 2 ).

【0019】サージ判定回路13による判定結果は、A
/D変換回路11のイネーブル入力にされ、これをA/
D変換動作の許可/不許可信号にする。この許可/不許
可信号は、サージ電圧が周期的に現れることから、サー
ジ電圧が現れる期間では不許可にし、サージ電圧が現れ
ない期間では許可になる。
The judgment result by the surge judgment circuit 13 is A
/ D conversion circuit 11 is used as an enable input.
A signal for enabling / disabling the D conversion operation. Since the surge voltage appears periodically, the permission / non-permission signal is not permitted during the period when the surge voltage appears, and is permitted during the period when the surge voltage does not appear.

【0020】したがって、サージ電圧が一定レベル以上
になる期間にはA/D変換動作を不許可にすることで、
A/D変換回路11の変換動作にサージ電圧による影響
を排除する。また、サージ電圧が一定レベルよりも小さ
い期間にはA/D変換動作を許可する。この場合は、A
/D変換回路11の変換動作にはサージ電圧が低いた
め、変換結果にはサージ電圧の影響は現れない。
Therefore, by disallowing the A / D conversion operation during the period when the surge voltage is higher than a certain level,
The effect of the surge voltage on the conversion operation of the A / D conversion circuit 11 is eliminated. Also, during the period when the surge voltage is smaller than a certain level, the A / D conversion operation is permitted. In this case, A
Since the surge voltage is low for the conversion operation of the / D conversion circuit 11, the effect of the surge voltage does not appear on the conversion result.

【0021】なお、A/D変換回路11は、A/D変換
動作の許可/不許可には図3の符号変換回路4のイネー
ブル入力とするなどで対応できる。
The A / D conversion circuit 11 can cope with permission / non-permission of the A / D conversion operation by using an enable input of the code conversion circuit 4 in FIG.

【0022】(第2の実施形態)図2は、本発明の他の
実施形態を示す。第1の実施形態ではサージ電圧レベル
判定からA/D変換動作の許可/不許可信号を得る場合
であるのに対し、本実施形態ではサージ電圧の発生に同
期した同期信号発生回路によってA/D変換動作の許可
/不許可信号を得る。
(Second Embodiment) FIG. 2 shows another embodiment of the present invention. In the first embodiment, the permission / non-permission signal of the A / D conversion operation is obtained from the surge voltage level determination. On the other hand, in the present embodiment, the A / D conversion is performed by the synchronization signal generation circuit synchronized with the generation of the surge voltage. A conversion operation permission / non-permission signal is obtained.

【0023】スイッチング電源12のスイッチング周波
数は、一般に固定されており、図3のスイッチング素子
SWは一定周期でオン・オフ制御される。これにより、
サージ電圧は一定周期で発生する。
The switching frequency of the switching power supply 12 is generally fixed, and the switching element SW shown in FIG. This allows
The surge voltage is generated at a constant cycle.

【0024】そこで、同期信号発生回路は、スイッチン
グ電源12のスイッチング素子SWのオン・オフ制御信
号から一定時間遅らせた同期信号を得、この信号をA/
D変換回路11のイネーブル入力とすることでA/D変
換動作にサージ電圧の影響を排除する。
Therefore, the synchronizing signal generation circuit obtains a synchronizing signal delayed by a predetermined time from the on / off control signal of the switching element SW of the switching power supply 12, and converts this signal to an A / A signal.
By using the enable input of the D conversion circuit 11, the influence of the surge voltage on the A / D conversion operation is eliminated.

【0025】なお、同期信号の発生は、オン・オフ制御
信号を遅延回路を通して得ること、単安定回路を使用す
ることなどで実現される。
The generation of the synchronizing signal is realized by obtaining an on / off control signal through a delay circuit, using a monostable circuit, and the like.

【0026】第1の実施形態ではサージ電圧レベルの判
定方式がA/D変換の分解能で変換許可が制限されるの
に対して、本実施形態ではこの制限がなく、A/D変換
精度を高くした回路に適用できる。
In the first embodiment, the surge voltage level judging method limits the conversion permission depending on the resolution of the A / D conversion. On the other hand, in the present embodiment, there is no limitation, and the A / D conversion accuracy is high. The circuit can be applied to

【0027】[0027]

【発明の効果】以上のとおり、本発明によれば、サージ
電圧レベルの大小からA/D変換結果に影響する期間に
はA/D変換動作を停止させること、またはサージ電圧
に同期した信号からA/D変換結果に影響する期間には
A/D変換動作を停止させることで、サージ電圧の影響
を取り除くようにしたため、従来のゼロ電圧・電流スイ
ッチングに比べてサージ電圧対策に必要な回路が簡単に
なる。
As described above, according to the present invention, the A / D conversion operation is stopped during the period in which the A / D conversion result is affected from the magnitude of the surge voltage level, or the signal synchronized with the surge voltage is used. Because the A / D conversion operation is stopped during the period that affects the A / D conversion result, the influence of the surge voltage is removed. Therefore, a circuit required for the surge voltage countermeasure compared with the conventional zero voltage / current switching is provided. It's easy.

【0028】また、スイッチング電源にフィルタを設け
る方式に比べて電源電圧精度を高めてA/D変換精度を
高めることができるし、ドロッパ電源方式に比べて電源
効率の高いスイッチング電源を使用できる。
Further, the accuracy of the power supply voltage can be increased and the A / D conversion accuracy can be increased as compared with the system in which a filter is provided in the switching power supply, and a switching power supply with higher power efficiency than the dropper power system can be used.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施形態を示すサージ電圧レベル判定
によるA/D変換回路。
FIG. 1 is an A / D conversion circuit based on a surge voltage level determination according to an embodiment of the present invention.

【図2】本発明の実施形態を示すスイッチング信号に同
期させたA/D変換回路。
FIG. 2 is an A / D conversion circuit synchronized with a switching signal according to the embodiment of the present invention.

【図3】比較形A/D変換回路の例。FIG. 3 is an example of a comparative A / D conversion circuit.

【図4】スイッチング電源の基本構成。FIG. 4 is a basic configuration of a switching power supply.

【符号の説明】[Explanation of symbols]

1…抵抗分圧回路 2…直流電源 3…比較部 4…符号変換回路 11…A/D変換回路 12…スイッチング電源 13…サージ判定回路 DESCRIPTION OF SYMBOLS 1 ... Resistor voltage dividing circuit 2 ... DC power supply 3 ... Comparison part 4 ... Code conversion circuit 11 ... A / D conversion circuit 12 ... Switching power supply 13 ... Surge judgment circuit

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 アナログ入力に対する比較基準電圧をス
イッチング電源から得る比較形A/D変換回路におい
て、 前記スイッチング電源から発生するサージ電圧が一定レ
ベル以上にある期間にはA/D変換動作を停止させるサ
ージ判定回路を設けたことを特徴とする比較形A/D変
換回路。
1. A comparison type A / D conversion circuit for obtaining a comparison reference voltage for an analog input from a switching power supply, wherein the A / D conversion operation is stopped during a period when a surge voltage generated from the switching power supply is higher than a certain level. A comparison type A / D conversion circuit comprising a surge judgment circuit.
【請求項2】 アナログ入力に対する比較基準電圧をス
イッチング電源から得る比較形A/D変換回路におい
て、 前記スイッチング電源から発生するサージ電圧に同期し
た信号でA/D変換動作を停止させる同期信号発生回路
を設けたことを特徴とする比較形A/D変換回路。
2. A comparison type A / D conversion circuit for obtaining a comparison reference voltage for an analog input from a switching power supply, wherein a synchronization signal generation circuit for stopping an A / D conversion operation with a signal synchronized with a surge voltage generated from the switching power supply. And a comparison type A / D conversion circuit.
JP29060299A 1999-10-13 1999-10-13 Comparing type a/d conversion circuit Pending JP2001111422A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29060299A JP2001111422A (en) 1999-10-13 1999-10-13 Comparing type a/d conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29060299A JP2001111422A (en) 1999-10-13 1999-10-13 Comparing type a/d conversion circuit

Publications (1)

Publication Number Publication Date
JP2001111422A true JP2001111422A (en) 2001-04-20

Family

ID=17758138

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29060299A Pending JP2001111422A (en) 1999-10-13 1999-10-13 Comparing type a/d conversion circuit

Country Status (1)

Country Link
JP (1) JP2001111422A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6639540B1 (en) 2002-04-25 2003-10-28 Mitsubishi Denki Kabushiki Kaisha A/D converter with noise elimination function
JP2007107965A (en) * 2005-10-12 2007-04-26 Fuji Electric Systems Co Ltd Infrared gas analyzer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6639540B1 (en) 2002-04-25 2003-10-28 Mitsubishi Denki Kabushiki Kaisha A/D converter with noise elimination function
JP2007107965A (en) * 2005-10-12 2007-04-26 Fuji Electric Systems Co Ltd Infrared gas analyzer

Similar Documents

Publication Publication Date Title
US9455622B2 (en) Inverter and over current protection method thereof
CN110780110B (en) Fundamental voltage zero crossing point automatic detection method and system and sampling device
CN112067912B (en) Open-phase detection method, electronic equipment and storage medium
JPH08210874A (en) Method and device for detecting disconnection of resolver
JP2001111422A (en) Comparing type a/d conversion circuit
CN111366779A (en) Voltage zero-crossing detection device and air conditioner
JP2008286561A (en) Noise removal circuit and its noise removal method
CN112834891B (en) Method and device for detecting failure thyristor in phase control rectifying circuit and terminal equipment
CN115078814A (en) PWMi detection method and device
SE519696C2 (en) Digital protection relay
KR20040082282A (en) Analog signal level detector
JP3116698B2 (en) Inverter voltage detector
JP2857442B2 (en) Power supply low voltage detector
EP4262161A1 (en) Universal binary input module
JP2647204B2 (en) Power converter
JPH0949859A (en) Power failure detection circuit
CN107179496A (en) Method and apparatus for the state of detection switch
Dawson et al. High performance single-chip gating circuit for a phase-controlled bridge
JPS618679A (en) Direct current value detecting circuit
JPH07333260A (en) Offset-removing circuit of current sensor
JP2002014136A (en) Method of detecting tracking short-circuit
JPH04350572A (en) Detecting circuit for abnormality of commercial power supply
JPH02211054A (en) Current resonance converter
JPH04364611A (en) Abnormality detector for d/a converter
JPH06334499A (en) Trigger circuit