JP2000141208A - Polishing method for wafer - Google Patents

Polishing method for wafer

Info

Publication number
JP2000141208A
JP2000141208A JP32390998A JP32390998A JP2000141208A JP 2000141208 A JP2000141208 A JP 2000141208A JP 32390998 A JP32390998 A JP 32390998A JP 32390998 A JP32390998 A JP 32390998A JP 2000141208 A JP2000141208 A JP 2000141208A
Authority
JP
Japan
Prior art keywords
polishing
wafer
carrier
ramp
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP32390998A
Other languages
Japanese (ja)
Inventor
Masaaki Ikeda
正章 池田
Ichiro Yoshimura
一朗 吉村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MEMC Japan Ltd
Original Assignee
MEMC Japan Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MEMC Japan Ltd filed Critical MEMC Japan Ltd
Priority to JP32390998A priority Critical patent/JP2000141208A/en
Publication of JP2000141208A publication Critical patent/JP2000141208A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

PROBLEM TO BE SOLVED: To polish wafers such as silicon wafers while the generation of foreign matter caused by abnormal friction between a polishing member and a wafer, and the generation of a scratch considered to be mainly caused by the foreign matter, are suppressed as much as possible. SOLUTION: When a wafer is polished, the rotation of a polishing surface plate and a polishing carrier and the loading of polishing load are gradually raised up to a specified speed of rotation and a specified polishing load while frictional resistance between the polishing cloth, a wafer, and the polishing carrier is maintained lower by performing ramp-up of the loading of polishing load and ramp-up of the rotation of the polishing surface plate and the polishing carrier independently, or the polishing surface plate and the polishing carrier are allowed to be familiar with a lubricant before the above mentioned ramp-up, or the ramp-up is performed while the lubricant is supplied to the polishing surface plate and the polishing carrier, or the polishing operation after completion of the above ramp-up is performed while the lubricant is supplied to the polishing surface plate and the polishing carrier, or these above processes are suitably combined with each other.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】 本発明は、ウェーハの研磨
方法、特に研磨の際に、研磨用部材とウェーハとの間の
異常摩擦などに起因した異物の発生、およびこの異物に
主として起因すると考えられているスクラッチの発生を
できるだけ押さえながらウェーハを研磨する方法に関す
る。
The present invention relates to a method for polishing a wafer, and particularly to the generation of foreign matter due to abnormal friction between a polishing member and a wafer during polishing, and to the main reason for this foreign matter. The present invention relates to a method of polishing a wafer while minimizing generation of scratches.

【0002】[0002]

【従来の技術】 シリコンウェーハ等の各種ウェーハを
用いたデバイスの製造が益々緻密化すると共に、これら
ウェーハの表面平坦度や表面残存パーティクル数に対す
る要求が益々厳しくなってきている。その為、200m
mを超える大型ウェーハ、例えば、300mmシリコン
ウェーハの場合には、ウェーハの両面を同時に研磨する
両面研磨法が一般的になってきている。
2. Description of the Related Art As the production of devices using various types of wafers such as silicon wafers has become more and more dense, requirements for the surface flatness and the number of particles remaining on the surface of these wafers have become increasingly severe. Therefore, 200m
In the case of a large wafer exceeding m, for example, a 300 mm silicon wafer, a double-side polishing method for simultaneously polishing both surfaces of the wafer has become common.

【0003】 両面研磨法は、研磨クロス(人工皮革)
を貼り付けた研磨用下定盤の上に配置された研磨用キャ
リアの各ホール部にそれぞれウェーハを装填し、研磨用
下定盤を回転させながら、上から同じく研磨クロス(人
工皮革)を貼り付けた研磨用上定盤を所定の荷重下で押
さえつけながら、アルカリ性溶液でスラリー状にした研
磨助剤であるコロイダルシリカを供給しながら研磨する
方法である。上記の操作により、シリカ砥粒による機械
的研磨とアルカリ液による化学エッチングとの複合作用
でウェーハの表面に加工歪みとパーティクルとを残すこ
となく研磨することができる。かくして、光学的光沢を
有し加工歪みもない鏡面ウェーハを製造することができ
ることとなる。
[0003] The double-side polishing method uses a polishing cloth (artificial leather).
Wafers were loaded into the respective holes of the polishing carrier arranged on the lower polishing plate attached with the polishing pad, and a polishing cloth (artificial leather) was adhered from above while rotating the lower polishing plate. This is a method of polishing while holding down the polishing upper platen under a predetermined load and supplying colloidal silica as a polishing aid slurried with an alkaline solution. By the above operation, the wafer can be polished without leaving processing strain and particles on the surface of the wafer by a combined action of mechanical polishing with silica abrasive grains and chemical etching with an alkaline solution. Thus, a mirror-finished wafer having optical gloss and no processing distortion can be manufactured.

【0004】 ところが、この両面研磨方法に於いて
は、ウェーハ以外にも研磨用キャリアも研磨クロスと接
触することとなるために、回転定盤の回転に対する摩擦
抵抗は片面研磨法に比較して大きくなる傾向がある。特
に、所定の回転数に達するまでのいわゆるランプアッ
プ、すなわち、立ち上げが完了するまでの期間に於いて
は、研磨荷重やキャリアの振動のために、いわゆるビビ
リと称される異常音が発生することがある。この研磨荷
重やキャリアの振動のために、キャリア、およびピンス
リーブからの直接的な発塵、或いはキャリア、ピンスリ
ーブおよびウェーハの間に生じる異常摩擦により研磨ク
ロスを構成する材料から削り取られたものを核として生
成する異物により、研磨作業中にウェーハ表面にスクラ
ッチを形成することが屡々発生するという問題があっ
た。
However, in this double-side polishing method, since the polishing carrier as well as the wafer comes into contact with the polishing cloth, the frictional resistance against rotation of the rotary platen is larger than that of the single-side polishing method. Tend to be. In particular, during a so-called ramp-up until a predetermined number of revolutions is reached, that is, during a period until the start-up is completed, an abnormal sound called a chatter is generated due to a polishing load or a vibration of the carrier. Sometimes. Due to the polishing load and the vibration of the carrier, particles removed from the material constituting the polishing cloth due to direct dust generation from the carrier and the pin sleeve or abnormal friction generated between the carrier, the pin sleeve and the wafer. There is a problem that scratches are often formed on the wafer surface during the polishing operation due to foreign matter generated as nuclei.

【0005】 ところで、両面研磨に際しては、研磨荷
重の負荷と研磨用定盤および研磨用キャリアの回転のラ
ンプアップは、同時に行われており、これに起因する研
磨用キャリアの振動については特に注意は払われていな
いのが現状である。また、研磨荷重の負荷のランプアッ
プと、研磨用定盤および研磨用キャリアの回転のランプ
アップの開始前には、キャリアホール内に配置されたウ
ェーハは、研磨用クロスを湿潤状態に保持するために加
えられる純水の表面張力により保持されているので、こ
のウェーハをこの状態から回転させるためには、かなり
の力を加えることが必要となり、その為に、研磨用クロ
スとウェーハおよび研磨用キャリアとの間にかかる摩擦
抵抗は必然的に大きくならざるを得ない。
By the way, in double-side polishing, the load of the polishing load and the ramp-up of the rotation of the polishing platen and the polishing carrier are simultaneously performed, and special attention should be paid to the vibration of the polishing carrier caused by this. At present it is not paid. Before the ramp-up of the load of the polishing load and the start of the ramp-up of the rotation of the polishing platen and the polishing carrier, the wafer placed in the carrier hole keeps the polishing cloth wet. In order to rotate this wafer from this state, it is necessary to apply a considerable force because it is held by the surface tension of the pure water applied to the polishing cloth. The frictional resistance between them must inevitably increase.

【0006】[0006]

【発明が解決しようとする課題】 本発明は上記した従
来の課題に鑑みてなされたものであり、その目的とする
ところは、両面研磨法に於いて、研磨用部材とウェーハ
との間の異常摩擦などに起因した異物の発生、および主
としてこの異物に起因すると考えられているスクラッチ
の発生をできるだけ押さえながらシリコンウェーハ、ガ
リウム砒素ウェーハ、ガラス製ウェーハなどの各種ウェ
ーハを研磨する方法を提供するものである。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned conventional problems, and an object of the present invention is to provide a double-side polishing method in which abnormalities between a polishing member and a wafer are caused. It provides a method for polishing various wafers such as silicon wafers, gallium arsenide wafers, and glass wafers while minimizing the generation of foreign matter due to friction and the like, and the generation of scratches that are thought to be mainly due to this foreign matter. is there.

【0007】[0007]

【課題を解決するための手段】 すなわち、本発明者
は、上記に課題を解決するために種々検討の結果、第1
にウェーハの研磨時に研磨荷重の負荷のランプアップ
と、研磨用定盤および研磨用キャリアの回転のランプア
ップとをそれぞれ独立して行うことにより研磨用クロス
とウェーハおよび研磨用キャリアとの間にかかる摩擦抵
抗を極力低めに維持しながら段階的、或いは、直線的に
徐々に所定の回転数および所定の研磨荷重まで高くする
こと、第2に、前記ランプアップに先立ち研磨用定盤お
よび研磨用キャリアとを潤滑剤で充分に馴染ませること
により更に上記摩擦抵抗を低くすること、第3に、前記
ランプアップの際に研磨用定盤および研磨用キャリアと
に潤滑剤を供給しながら行うことにより更に一層上記摩
擦抵抗を低くすること、および、第4に、前記ランプア
ップの終了後の研磨作業の際にも研磨用定盤および研磨
用キャリアとに潤滑剤を供給しながら行うことにより上
記の課題を解決することができることを見いだして本発
明を完成させたものである。
Means for Solving the Problems That is, as a result of various studies to solve the above-mentioned problems, the present inventor has found that the first
During the polishing of the wafer, the load of the polishing load is ramped up, and the ramping of the rotation of the polishing platen and the polishing carrier is performed independently, so that the polishing load is applied between the polishing cloth and the wafer and the polishing carrier. Gradually or linearly gradually increasing to a predetermined rotation speed and a predetermined polishing load while keeping the frictional resistance as low as possible; secondly, a polishing platen and a polishing carrier prior to the ramp-up. Third, the frictional resistance is further reduced by sufficiently accommodating with a lubricant, and thirdly, the above-mentioned ramp-up is performed while supplying a lubricant to the polishing platen and the polishing carrier. Fourth, the frictional resistance is further reduced, and fourthly, the polishing platen and the polishing carrier are lubricated even during the polishing operation after the end of the ramp-up. Is obtained and completed the present invention found that it is possible to solve the above problems by performing while supplying.

【0008】[0008]

【発明の実施の形態】 本発明は両面研磨時に、研磨用
クロスとウェーハおよび研磨用キャリアとの間にかかる
摩擦抵抗を極力最小にするために、摩擦抵抗を高くする
原因を両面研磨方法について種々の観点から検討した結
果完成したものであって、第1に研磨開始時の研磨荷重
の負荷のランプアップと、研磨用定盤および研磨用キャ
リアの回転のランプアップとを同時に行うと著しく摩擦
抵抗が増大することから、この急激な摩擦抵抗上昇の原
因となる立ち上げ時の操作を極力分散して、摩擦抵抗の
なだらかな上昇を達成することを特徴とするウェーハの
両面研磨方法が提供される。
BEST MODE FOR CARRYING OUT THE INVENTION In order to minimize the frictional resistance between a polishing cloth and a wafer and a polishing carrier during double-side polishing, the present invention uses various methods for double-side polishing methods to increase the frictional resistance. Firstly, when the ramp-up of the polishing load at the start of polishing and the ramp-up of the rotation of the polishing platen and the polishing carrier are performed at the same time, remarkable frictional resistance is obtained. Therefore, a method for double-sided polishing of a wafer is provided, which disperses as much as possible the start-up operation causing the rapid increase in frictional resistance to achieve a gentle increase in frictional resistance. .

【0009】 更に、第2に研磨作業の立ち上げ開始前
には、キャリアホール内に配置されたウェーハは、研磨
用クロスを湿潤状態に保持するために加えられる純水の
表面張力により保持されているので、このウェーハをこ
の状態から回転させるためにはかなりの力を加えること
が必要となり、その為に、研磨用クロスとウェーハおよ
び研磨用キャリアとの間にかかる摩擦抵抗は必然的に大
きくなるのを可能な限り低く押さえるために、先ず、立
ち上げ時の研磨用定盤、研磨用キャリア等の研磨用部材
と被研磨材であるウェーハとを充分に潤滑剤で馴染ませ
ることによりこれらの間の摩擦抵抗、特に立ち上げ時の
急激な摩擦抵抗の上昇を極力回避すること、第3に、本
格的な研磨作業開始までの摩擦抵抗も極力低く押さえる
ためにランプアップ操作中にも研磨用定盤および研磨用
キャリアとに潤滑剤を供給すること、および第4に、本
格的な研磨作業中も摩擦抵抗を極力低く押さえるため
に、研磨用定盤および研磨用キャリアとに潤滑剤を供給
しながら行うことを特徴とするウェーハの両面研磨方法
が提供される。
Second, before the start of the polishing operation, the wafer placed in the carrier hole is held by the surface tension of pure water added to hold the polishing cloth in a wet state. Therefore, it is necessary to apply a considerable force to rotate the wafer from this state, and therefore, the frictional resistance between the polishing cloth and the wafer and the polishing carrier is necessarily increased. First, in order to keep the surface as low as possible, first, a polishing member such as a polishing platen and a polishing carrier at the time of start-up and a wafer to be polished are sufficiently fitted with a lubricant so that a gap between them can be obtained. The third is to minimize the frictional resistance at startup, especially the sharp increase in frictional resistance at the time of startup, and thirdly, to increase the frictional resistance until the start of full-scale polishing work as much as possible. Fourth, in order to supply a lubricant to the polishing platen and the polishing carrier during the operation, and fourthly, to keep the frictional resistance as low as possible during a full-scale polishing operation, the polishing platen and the polishing carrier are provided. A double-side polishing method for a wafer, wherein the method is performed while supplying a lubricant to the wafer.

【0010】 第1にウェーハの研磨時に研磨荷重の負
荷のランプアップと、研磨用定盤および研磨用キャリア
の回転のランプアップとをそれぞれ独立して行うことに
より研磨用クロスとウェーハおよび研磨用キャリアとの
間にかかる摩擦抵抗を極力低めに維持しながら段階的、
或いは、直線的に徐々に所定の回転数および所定の研磨
荷重まで高くする方法について詳述する。図1に示した
ように、使用する研磨機の許容最小荷重である初期荷重
F0迄段階的、或いは、直線的に徐々に荷重をかけてい
き、荷重がF0に達したときに研磨用定盤の回転数を段
階的、或いは、直線的に徐々に上げながら、目標とする
回転数N迄上げ、この水準に達し回転が安定した段階
で、更に、研磨荷重を段階的、或いは、直線的に徐々増
やしながら所定の水準まで上げる。
First, a polishing cloth, a wafer, and a polishing carrier are formed by independently performing ramp-up of a polishing load during polishing of a wafer and ramp-up of rotation of a polishing platen and a polishing carrier. Step by step while keeping the frictional resistance between
Alternatively, a method of linearly and gradually increasing the rotation speed to a predetermined rotation speed and a predetermined polishing load will be described in detail. As shown in FIG. 1, the load is gradually or linearly applied gradually to the initial load F0 which is the allowable minimum load of the polishing machine to be used, and when the load reaches F0, the polishing platen is used. While gradually increasing the number of revolutions gradually or linearly, the revolution number is increased to the target number of revolutions N, and when this level is reached and the revolution is stabilized, the polishing load is further increased stepwise or linearly. Gradually increase to a predetermined level.

【0011】 次に、前記ランプアップに先立ち研磨用
定盤および研磨用キャリアとを潤滑剤で充分に馴染ませ
ることにより更に上記摩擦抵抗を低くする方法について
説明する。研磨クロスを貼り付けた研磨用下定盤の上に
研磨用キャリアを配置させ、この状態で研磨定盤上に潤
滑剤を均一に塗布する。次いで、下定盤のみを回転さ
せ、研磨用キャリアと研磨用クロスとの間に潤滑剤を充
分浸透させる。続いて、研磨用キャリアの各ホール部に
それぞれウェーハを装填し、装填後、潤滑剤を装填され
たウェーハの上に均一に塗布する。勿論、上記の方法と
組み合わせてウェーハを研磨しても差し支えない。この
場合には、潤滑剤を馴染ませた後に、研磨荷重の負荷の
ランプアップと、研磨用定盤および研磨用キャリアの回
転のランプアップとをそれぞれ独立して行えばよい。
Next, a description will be given of a method for further lowering the frictional resistance by sufficiently adjusting the polishing platen and the polishing carrier with a lubricant prior to the ramp-up. A carrier for polishing is arranged on a lower polishing table to which a polishing cloth is attached, and in this state, a lubricant is uniformly applied on the polishing table. Next, only the lower platen is rotated to sufficiently penetrate the lubricant between the polishing carrier and the polishing cloth. Subsequently, a wafer is loaded into each hole of the polishing carrier, and after loading, a lubricant is uniformly applied on the loaded wafer. Of course, the wafer may be polished in combination with the above method. In this case, the ramp-up of the load of the polishing load and the ramp-up of the rotation of the polishing platen and the polishing carrier may be performed independently after the lubricant has been adjusted.

【0012】 次いで、前記ランプアップの際に研磨用
定盤および研磨用キャリアとに潤滑剤を供給しながら行
うこと方法について説明する。研磨用上定盤が下定盤と
接するやいなや潤滑剤の供給を開始する。供給は、研磨
用上下定盤の間に注入しながら行えばよい。かくしてラ
ンプアップの際の摩擦抵抗の上昇を低く押さえることが
できる。勿論、前記ランプアップの終了後の研磨作業中
にも、研磨用上下定盤および研磨用キャリアと間に潤滑
剤を供給しながら行うことにより、ウェーハの表面での
スクラッチの発生をより一層防止することができるので
好ましい。
Next, a method of performing the ramp-up while supplying a lubricant to the polishing platen and the polishing carrier will be described. As soon as the upper surface plate for polishing comes into contact with the lower surface plate, the supply of the lubricant is started. The supply may be performed while pouring between the upper and lower polishing plates. Thus, an increase in frictional resistance at the time of ramp-up can be suppressed low. Of course, even during the polishing operation after the end of the ramp-up, by performing while supplying the lubricant between the upper and lower polishing plates and the polishing carrier, the occurrence of scratches on the surface of the wafer is further prevented. It is preferable because it can be used.

【0013】 なお、本発明において潤滑剤とは研磨用
スラリーと界面活性剤とを含む溶液をいう。ここで、研
磨用スラリーとは、通常ウェーハの研磨に使用されるア
ルカリ性コロイダルシリカのスラリーをいい、界面活性
剤としては、ポリエチレンオキシドを有効成分として含
むもの、例えば、米国ユニオンカーバイド社製のポリオ
クス(登録商標)等が好適に使用できる。この界面活性
剤の使用に際しては、充分な摩擦抵抗の低下が発揮でき
る量に希釈して使用すればよい。研磨中に流す潤滑剤の
量は好ましくは、研磨用スラリーの流量の2倍〜5倍程
度でよい。余り流量を多くすると、排水の処理に問題が
出てくるので好ましくない。
In the present invention, the lubricant refers to a solution containing a polishing slurry and a surfactant. Here, the polishing slurry refers to a slurry of alkaline colloidal silica usually used for polishing a wafer, and a surfactant containing polyethylene oxide as an active ingredient, for example, Polyox (manufactured by Union Carbide, USA) (Registered trademark) and the like can be suitably used. When this surfactant is used, it may be used by diluting it to such an extent that a sufficient reduction in frictional resistance can be exhibited. The amount of the lubricant to be flowed during the polishing is preferably about 2 to 5 times the flow rate of the polishing slurry. If the flow rate is excessively large, a problem occurs in the treatment of wastewater, which is not preferable.

【0014】 次に、実施例を挙げて本発明を更に説明
するが、以下の実施例により、本発明は何ら制限を受け
るものではないことはいうまでもない。
Next, the present invention will be further described with reference to examples. However, it goes without saying that the present invention is not limited at all by the following examples.

【0015】[0015]

【実施例】 両面研磨後の評価は、研磨が終了したウェ
ーハを暗室内で集光下で肉眼で観察し、その表面に形成
されたスクラッチの数を一鏡面当たり数え、その本数の
多寡により行った。 (実施例1)直径300mmのシリコンウェーハを使用
して両面研磨を下記の条件で行った。図1に示したよう
に、初期荷重F0である100kg迄徐々に荷重をかけ
ていき、荷重がこのF0値に達したときに研磨用定盤の
回転数を徐々に上げながら、回転数が26rpm迄に達
し、回転が安定した段階で、研磨荷重を3回に分け荷重
を増やしながら所定の水準まで上げ、通常研磨操作の状
態となったところで、通常の研磨条件下で研磨を行っ
た。研磨終了後、スクラッチの発生状況を検査したが、
平均一鏡面当たり3.5本であり、満足すべき結果が得
られた。
[Embodiment] The evaluation after double-side polishing is performed by observing the polished wafer with the naked eye in a dark room under condensing light, counting the number of scratches formed on the surface per mirror surface, and determining the number of scratches. Was. (Example 1) Double-side polishing was performed using a silicon wafer having a diameter of 300 mm under the following conditions. As shown in FIG. 1, a load was gradually applied to the initial load F0 of 100 kg, and when the load reached this F0 value, the rotation speed of the polishing platen was gradually increased while the rotation speed was 26 rpm. When the rotation was stabilized and the polishing load was stabilized, the polishing load was increased to a predetermined level while increasing the load divided into three times. When the state of the normal polishing operation was reached, polishing was performed under normal polishing conditions. After polishing, the occurrence of scratches was checked.
The average was 3.5 lines per mirror surface, and satisfactory results were obtained.

【0016】(実施例2)ランプアップ時に研磨用キャ
リアと研磨用パッドとの間に界面活性剤(商品名:ポリ
オクス(登録商標);製造元:米国ユニオンカーバイド
社)を0.036%の濃度となるように研磨用スラリー
に加えて調製した潤滑剤を毎分6.44リッターの割合
で供給して、この潤滑剤を充分に浸透させたこと、およ
び、研磨用キャリアの各ホール部にそれぞれウェーハを
装填した後、上記潤滑剤を充分にウェーハ上に塗布した
こと以外は実施例1と同一の条件で研磨を行った。研磨
終了後、スクラッチの発生状況を検査したが、平均一鏡
面当たり0.1本であり、極めて満足すべき結果が得ら
れた。
Example 2 A surfactant (trade name: Polyox (registered trademark); manufacturer: Union Carbide Co., USA) having a concentration of 0.036% was added between the polishing carrier and the polishing pad during ramp-up. A lubricant prepared in addition to the polishing slurry was supplied at a rate of 6.44 liters per minute so that the lubricant was sufficiently penetrated, and the wafer was inserted into each hole of the polishing carrier. Then, polishing was performed under the same conditions as in Example 1 except that the above-mentioned lubricant was sufficiently applied on the wafer. After the polishing was completed, the occurrence of scratches was examined. The average number of scratches per mirror surface was 0.1, and extremely satisfactory results were obtained.

【0017】(比較例)直径300mmのシリコンウェ
ーハを使用して両面研磨を下記の条件で行った。図2に
示したように、研磨荷重の負荷と研磨用定盤の回転のラ
ンプアップを従来法に従って行い、次いで研磨用スラリ
ーのみを毎分1.26リッターの割合で供給しながら研
磨を行った。研磨終了後、スクラッチの発生状況を検査
したが、平均一鏡面当たり21.7本であり、極めて不
満足なものであった。
Comparative Example Double-side polishing was performed using a silicon wafer having a diameter of 300 mm under the following conditions. As shown in FIG. 2, the polishing load and the rotation of the polishing platen were ramped up according to the conventional method, and then the polishing was performed while supplying only the polishing slurry at a rate of 1.26 liters per minute. . After the polishing was completed, the occurrence of scratches was examined. The average number of scratches per mirror surface was 21.7, which was extremely unsatisfactory.

【0018】[0018]

【発明の効果】 以上の説明から明らかなように、本発
明の研磨方法によれば、研磨時に発生する異物等による
ウェーハ表面に形成されるスクラッチの数を著しく低減
できるという効果を奏する。
As is clear from the above description, according to the polishing method of the present invention, there is an effect that the number of scratches formed on the wafer surface due to foreign matters or the like generated during polishing can be significantly reduced.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明の方法による研磨荷重と研磨用定盤の
ランプアップの状態を模式的に示す図である。
FIG. 1 is a diagram schematically showing a polishing load and a ramp-up state of a polishing platen according to a method of the present invention.

【図2】 従来の方法による研磨荷重と研磨用定盤のラ
ンプアップの状態を模式的に示す図である。
FIG. 2 is a diagram schematically showing a polishing load and a ramp-up state of a polishing platen according to a conventional method.

【符号の説明】[Explanation of symbols]

F…研磨荷重、N…研磨用下定盤の回転数、F0…初期
研磨荷重。
F: Polishing load, N: Number of revolutions of the lower polishing table, F0: Initial polishing load.

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 ウェーハの研磨時に研磨荷重の負荷のラ
ンプアップと、研磨用定盤および研磨用キャリアの回転
のランプアップとをそれぞれ独立して行うことを特徴と
するウェーハの研磨方法。
1. A method of polishing a wafer, wherein a ramp-up of a polishing load and a ramp-up of rotation of a polishing platen and a polishing carrier are independently performed during polishing of the wafer.
【請求項2】 前記ランプアップに先立ち研磨用定盤お
よび研磨用キャリアとを潤滑剤で充分に馴染ませること
を特徴とする請求項1に記載の方法。
2. The method according to claim 1, wherein prior to the ramp-up, the polishing platen and the polishing carrier are sufficiently adjusted with a lubricant.
【請求項3】 前記ランプアップの際に研磨用定盤およ
び研磨用キャリアとに潤滑剤を供給しながら行うことを
特徴とする請求項1または2に記載の方法。
3. The method according to claim 1, wherein the ramp-up is performed while supplying a lubricant to the polishing platen and the polishing carrier.
【請求項4】 前記ランプアップ終了後の研磨の際にも
研磨用定盤および研磨用キャリアとに潤滑剤を供給しな
がら行うことを特徴とする請求項1〜3のいずれか1項
に記載の方法。
4. The polishing method according to claim 1, wherein the polishing is performed after supplying the lubricant to the polishing platen and the polishing carrier during the polishing after the completion of the ramp-up. the method of.
JP32390998A 1998-11-13 1998-11-13 Polishing method for wafer Withdrawn JP2000141208A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32390998A JP2000141208A (en) 1998-11-13 1998-11-13 Polishing method for wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32390998A JP2000141208A (en) 1998-11-13 1998-11-13 Polishing method for wafer

Publications (1)

Publication Number Publication Date
JP2000141208A true JP2000141208A (en) 2000-05-23

Family

ID=18159978

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32390998A Withdrawn JP2000141208A (en) 1998-11-13 1998-11-13 Polishing method for wafer

Country Status (1)

Country Link
JP (1) JP2000141208A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007115886A (en) * 2005-10-20 2007-05-10 Toshiba Corp METHOD FOR POLISHING Cu FILM AND MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE
JP2007152499A (en) * 2005-12-06 2007-06-21 Fujikoshi Mach Corp Work polishing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007115886A (en) * 2005-10-20 2007-05-10 Toshiba Corp METHOD FOR POLISHING Cu FILM AND MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE
JP2007152499A (en) * 2005-12-06 2007-06-21 Fujikoshi Mach Corp Work polishing method

Similar Documents

Publication Publication Date Title
US8388411B2 (en) Method for polishing the edge of a semiconductor wafer
JP3004891B2 (en) Rough polishing method for semiconductor wafers to reduce surface roughness
US8685270B2 (en) Method for producing a semiconductor wafer
US5645736A (en) Method for polishing a wafer
JP5853041B2 (en) Method for polishing a semiconductor material wafer
JP3317330B2 (en) Manufacturing method of semiconductor mirror surface wafer
KR20000017512A (en) Method for reclaiming wafer substrate and polishing solution composition for reclaiming wafer substrate
US6558227B1 (en) Method for polishing a work and an apparatus for polishing a work
JP2011216887A (en) Method for both-surface polishing of semiconductor wafer
WO2018198583A1 (en) Silicon wafer polishing method
JP2007067179A (en) Mirror-finished surface polishing method and system for semiconductor wafer
US8500516B2 (en) Method for polishing a semiconductor wafer
US7717768B2 (en) Wafer polishing apparatus and method for polishing wafers
JP2004506314A (en) Method of treating semiconductor wafer using double-side polishing method
TW201922421A (en) Polishing apparatus generally formed with a plurality of grooves in a polishing surface for polishing a semiconductor wafer
WO2019043895A1 (en) Double-side polishing method for silicon wafer
JP2000141208A (en) Polishing method for wafer
KR100931195B1 (en) Wafer Surface Treatment
JP6610526B2 (en) Single wafer polishing method for silicon wafer
JP2003236743A (en) Template for polishing
JP2019169694A (en) Silicon wafer manufacturing method
JP2010021391A (en) Polishing method of silicon wafer
JP2009238818A (en) Polishing method and polishing composition
JP3750466B2 (en) Semiconductor wafer finish polishing method
JP2001068435A (en) Both-surface polishing method

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20060207