ITTO20060931A1 - Sistemi e metodi per ridurre l'interferenza fra celle di memoria - Google Patents

Sistemi e metodi per ridurre l'interferenza fra celle di memoria

Info

Publication number
ITTO20060931A1
ITTO20060931A1 IT000931A ITTO20060931A ITTO20060931A1 IT TO20060931 A1 ITTO20060931 A1 IT TO20060931A1 IT 000931 A IT000931 A IT 000931A IT TO20060931 A ITTO20060931 A IT TO20060931A IT TO20060931 A1 ITTO20060931 A1 IT TO20060931A1
Authority
IT
Italy
Prior art keywords
interference
systems
methods
reduce
memory cells
Prior art date
Application number
IT000931A
Other languages
English (en)
Inventor
Violante Moschiano
Giovanni Santin
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to IT000931A priority Critical patent/ITTO20060931A1/it
Priority to US12/005,994 priority patent/US7706191B2/en
Publication of ITTO20060931A1 publication Critical patent/ITTO20060931A1/it

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/02Arrangements for writing information into, or reading information out from, a digital store with means for avoiding parasitic signals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628Programming or writing circuits; Data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418Disturbance prevention or evaluation; Refreshing of disturbed memory data
IT000931A 2006-12-29 2006-12-29 Sistemi e metodi per ridurre l'interferenza fra celle di memoria ITTO20060931A1 (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
IT000931A ITTO20060931A1 (it) 2006-12-29 2006-12-29 Sistemi e metodi per ridurre l'interferenza fra celle di memoria
US12/005,994 US7706191B2 (en) 2006-12-29 2007-12-28 Systems and methods to reduce interference between memory cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT000931A ITTO20060931A1 (it) 2006-12-29 2006-12-29 Sistemi e metodi per ridurre l'interferenza fra celle di memoria

Publications (1)

Publication Number Publication Date
ITTO20060931A1 true ITTO20060931A1 (it) 2008-06-30

Family

ID=39715711

Family Applications (1)

Application Number Title Priority Date Filing Date
IT000931A ITTO20060931A1 (it) 2006-12-29 2006-12-29 Sistemi e metodi per ridurre l'interferenza fra celle di memoria

Country Status (2)

Country Link
US (1) US7706191B2 (it)
IT (1) ITTO20060931A1 (it)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI436363B (zh) 2010-05-11 2014-05-01 Silicon Motion Inc 資料儲存裝置以及快閃記憶體之資料寫入方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4170952B2 (ja) * 2004-01-30 2008-10-22 株式会社東芝 半導体記憶装置
JP4410188B2 (ja) * 2004-11-12 2010-02-03 株式会社東芝 半導体記憶装置のデータ書き込み方法
US7539052B2 (en) * 2006-12-28 2009-05-26 Micron Technology, Inc. Non-volatile multilevel memory cell programming
US7508711B2 (en) * 2007-04-30 2009-03-24 Intel Corporation Arrangements for operating a memory circuit

Also Published As

Publication number Publication date
US7706191B2 (en) 2010-04-27
US20080205155A1 (en) 2008-08-28

Similar Documents

Publication Publication Date Title
EP1929803A4 (en) METHOD AND SYSTEMS FOR REDUCING INTERFERENCE BETWEEN CELLS
IL198041A0 (en) Two-axle solar tracker
BRPI0906077A2 (pt) "conjunto de cécula fotovoltaica"
EP1949451A4 (en) NANOSTRUCTURE AND THIS IMPLEMENTING PHOTOVOLTAIC CELL
BRPI0915578A2 (pt) estrutura de cancelamento de interferência entre células
DE602006015453D1 (de) Bleibatterie
BRPI0907064A2 (pt) "métodos e sistemas"
TWI317877B (en) System and method to increase dram parallelism
AU2006255829A8 (en) Improvements in or relating to pasture management
LU91331B1 (fr) Ramasseur d'excréments d'animaux non polluant
EP1896724A4 (en) SYSTEM FOR USE OF WIND
IT1394342B1 (it) "risparmio energetico in sistemi on-chip"
FR2913072B1 (fr) Eolienne d'axe vertical
ZA200902403B (en) Two-axle solar tracker
BRPI0810351A2 (pt) "coletor solar"
DE112006003697A5 (de) Solarkollektor
ZA200610460B (en) Marketing research system
TWI369015B (en) Battery structure
ITTO20060931A1 (it) Sistemi e metodi per ridurre l'interferenza fra celle di memoria
FR2911485B1 (fr) Structure de couchage articulee
GB2425564B (en) Rain Water Collector
EP1968376A4 (en) HOUSING STRUCTURE FOR ANIMALS
DE112007000043A5 (de) Energiespeichersystem
ITPN20060110A1 (it) "cornice di tipo perfezionato per la realizzazione di celle frigorifere"
GB0407649D0 (en) Improvements to memory management