ITRM920070A1 - Circuito elaboratore di segnali televisivi. - Google Patents

Circuito elaboratore di segnali televisivi.

Info

Publication number
ITRM920070A1
ITRM920070A1 IT000070A ITRM920070A ITRM920070A1 IT RM920070 A1 ITRM920070 A1 IT RM920070A1 IT 000070 A IT000070 A IT 000070A IT RM920070 A ITRM920070 A IT RM920070A IT RM920070 A1 ITRM920070 A1 IT RM920070A1
Authority
IT
Italy
Prior art keywords
signal processor
television signal
processor circuit
circuit
television
Prior art date
Application number
IT000070A
Other languages
English (en)
Inventor
Errico Federico D
Original Assignee
Edico Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=11400641&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ITRM920070(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Edico Srl filed Critical Edico Srl
Priority to ITRM920070A priority Critical patent/IT1254292B/it
Publication of ITRM920070A0 publication Critical patent/ITRM920070A0/it
Priority to EP93101134A priority patent/EP0554758B2/en
Priority to ES93101134T priority patent/ES2130186T3/es
Priority to DE69324181T priority patent/DE69324181T3/de
Publication of ITRM920070A1 publication Critical patent/ITRM920070A1/it
Application granted granted Critical
Publication of IT1254292B publication Critical patent/IT1254292B/it

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/0122Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Studio Circuits (AREA)
  • Picture Signal Circuits (AREA)
  • Television Systems (AREA)
ITRM920070A 1992-01-31 1992-01-31 Circuito elaboratore di segnali televisivi. IT1254292B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
ITRM920070A IT1254292B (it) 1992-01-31 1992-01-31 Circuito elaboratore di segnali televisivi.
EP93101134A EP0554758B2 (en) 1992-01-31 1993-01-26 television or video image reproducing apparatus
ES93101134T ES2130186T3 (es) 1992-01-31 1993-01-26 Circuito procesador de señales de television.
DE69324181T DE69324181T3 (de) 1992-01-31 1993-01-26 Prozessorschaltung für Fernsehsignale

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITRM920070A IT1254292B (it) 1992-01-31 1992-01-31 Circuito elaboratore di segnali televisivi.

Publications (3)

Publication Number Publication Date
ITRM920070A0 ITRM920070A0 (it) 1992-01-31
ITRM920070A1 true ITRM920070A1 (it) 1993-07-31
IT1254292B IT1254292B (it) 1995-09-14

Family

ID=11400641

Family Applications (1)

Application Number Title Priority Date Filing Date
ITRM920070A IT1254292B (it) 1992-01-31 1992-01-31 Circuito elaboratore di segnali televisivi.

Country Status (4)

Country Link
EP (1) EP0554758B2 (it)
DE (1) DE69324181T3 (it)
ES (1) ES2130186T3 (it)
IT (1) IT1254292B (it)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10161097B4 (de) * 2001-12-12 2004-11-11 Loewe Opta Gmbh Verfahren und Fernseh- oder Videobildwiedergabevorrichtung zum Manipulieren von unerwünschten Darstellungsbereichen in einem Videobild

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2251755B (en) * 1991-01-08 1994-07-27 Sony Broadcast & Communication Video standards up-conversion
DE69210303T2 (de) * 1991-05-23 1996-11-14 Hitachi Ltd Breitbildschirmfernsehempfänger mit Bildseitenverhältnisumwandlungsfunktion und Verfahren zur Darstellung eines vergrösserten Abschnittes

Also Published As

Publication number Publication date
EP0554758B1 (en) 1999-03-31
EP0554758B2 (en) 2007-04-18
ITRM920070A0 (it) 1992-01-31
EP0554758A1 (en) 1993-08-11
DE69324181T2 (de) 1999-08-19
DE69324181D1 (de) 1999-05-06
ES2130186T3 (es) 1999-07-01
IT1254292B (it) 1995-09-14
DE69324181T3 (de) 2007-08-23

Similar Documents

Publication Publication Date Title
DE69320123T2 (de) Fernsehsignalverarbeitungsschaltung
DE69325490D1 (de) Fernsehsignalverarbeitungsschaltung
DE69218396T2 (de) Rekursiver Video Signal Prozessor
IT1243878B (it) Circuito di ritardo di segnale
DE59105872D1 (de) Prozessorschaltung.
DE69313473D1 (de) Videosignalsteuerschaltung
MX9100133A (es) Disposicion de circuito.
DE69317350D1 (de) Vergleichsschaltung
DE69125433T2 (de) Videosignalverarbeitungsschaltung
DE69324399T2 (de) Videoprozessorsystem
DE69220435D1 (de) Videosignalverarbeitung
DE69226734D1 (de) Videosignalverarbeitungsschaltung
DE69113322T2 (de) Video-Schnittstellen-Schaltung.
DE69418964T2 (de) Bildsignalverbesserungsschaltung
ITRM920369A0 (it) Circuito per la ricezione di segnali televisivi con mezzi analizzatoridi caratteristiche.
TR27890A (tr) Lineer-olmayan video sinyali islemcisi.
EP0589513A3 (en) Image signal processing device.
ITRM920070A1 (it) Circuito elaboratore di segnali televisivi.
ITMI932702A0 (it) Circuito di azzeramento
IT232533Y1 (it) Circuito di avviamento.
FI915761A0 (fi) Televisiovastaanotin
KR950015949U (ko) 영상 안정화 회로
KR940011383U (ko) 온 스크린 디스플레이 신호처리회로
ITMI920302A0 (it) Processore ricorsivo di segnali video
IT1268614B1 (it) Processori di segnali video.