IT8021526A0 - Procedimento per il trattamento dipannelli per circuiti stampati a piu' strati. - Google Patents

Procedimento per il trattamento dipannelli per circuiti stampati a piu' strati.

Info

Publication number
IT8021526A0
IT8021526A0 IT8021526A IT2152680A IT8021526A0 IT 8021526 A0 IT8021526 A0 IT 8021526A0 IT 8021526 A IT8021526 A IT 8021526A IT 2152680 A IT2152680 A IT 2152680A IT 8021526 A0 IT8021526 A0 IT 8021526A0
Authority
IT
Italy
Prior art keywords
procedure
treatment
printed circuit
layer printed
circuit panels
Prior art date
Application number
IT8021526A
Other languages
English (en)
Other versions
IT1140883B (it
Inventor
Bartlett Charles Joseph
Rhodes Ronald James
Rust Ray Dean
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of IT8021526A0 publication Critical patent/IT8021526A0/it
Application granted granted Critical
Publication of IT1140883B publication Critical patent/IT1140883B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32431—Constructional details of the reactor
    • H01J37/32532—Electrodes
    • H01J37/32568—Relative arrangement or disposition of electrodes; moving means
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F4/00—Processes for removing metallic material from surfaces, not provided for in group C23F1/00 or C23F3/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082—Radio frequency generated discharge
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32—Processing objects by plasma generation
    • H01J2237/33—Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334—Etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/09—Treatments involving charged particles
    • H05K2203/095—Plasma, e.g. for treating a substrate to improve adhesion with a conductor or for cleaning holes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49174—Assembling terminal to elongated conductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Analytical Chemistry (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
IT21526/80A 1979-04-23 1980-04-21 Procedimento per il trattamento di pannelli per circuiti stampati a piu' strati IT1140883B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/032,339 US4230553A (en) 1979-04-23 1979-04-23 Treating multilayer printed wiring boards

Publications (2)

Publication Number Publication Date
IT8021526A0 true IT8021526A0 (it) 1980-04-21
IT1140883B IT1140883B (it) 1986-10-10

Family

ID=21864418

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21526/80A IT1140883B (it) 1979-04-23 1980-04-21 Procedimento per il trattamento di pannelli per circuiti stampati a piu' strati

Country Status (2)

Country Link
US (1) US4230553A (it)
IT (1) IT1140883B (it)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4328081A (en) * 1980-02-25 1982-05-04 Micro-Plate, Inc. Plasma desmearing apparatus and method
US4399014A (en) * 1980-05-03 1983-08-16 Engle Frank W Plasma reactor and method therefor
US4289598A (en) * 1980-05-03 1981-09-15 Technics, Inc. Plasma reactor and method therefor
DE3041551A1 (de) * 1980-11-04 1982-06-09 Siemens AG, 1000 Berlin und 8000 München Elektroden fuer plasma-aetzanlage
US4381965A (en) * 1982-01-06 1983-05-03 Drytek, Inc. Multi-planar electrode plasma etching
US5021138A (en) * 1985-01-17 1991-06-04 Babu Suryadevara V Side source center sink plasma reactor
US4624738A (en) * 1985-07-12 1986-11-25 E. T. Plasma, Inc. Continuous gas plasma etching apparatus and method
TW310461B (it) * 1995-11-10 1997-07-11 Matsushita Electric Ind Co Ltd
AU5073499A (en) * 1999-06-16 2001-01-02 Array Ab Direct printing device
US8293127B1 (en) * 2006-11-16 2012-10-23 Lockheed Martin Corporation Plasma etching method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012307A (en) * 1975-12-05 1977-03-15 General Dynamics Corporation Method for conditioning drilled holes in multilayer wiring boards

Also Published As

Publication number Publication date
IT1140883B (it) 1986-10-10
US4230553A (en) 1980-10-28

Similar Documents

Publication Publication Date Title
JPS57132399A (en) Multilayer circuit board
JPS55133597A (en) Multilayer circuit board
DE3578811D1 (de) Gedruckte schaltung.
JPS53129863A (en) Multilayer printed board
DE3771707D1 (de) Gedruckte leiterplatte.
IT8021526A0 (it) Procedimento per il trattamento dipannelli per circuiti stampati a piu' strati.
IT8319877A0 (it) Metodo ed apparato per la fabbricazione di pannelli a circuito stampato, a piu' strati.
DE3679627D1 (de) Mehrschichtige gedruckte schaltungsplatte.
IT7867584A0 (it) Circuito stampato multistrato
GB2030781B (en) Multilayer printed circuit
ZA804558B (en) Multilayer circuit structures
JPS55158697A (en) Multilayer wiring substrate
JPS5643800A (en) Multilayer printed board
IT7924906A0 (it) Circuito stampato a piu' strati eprocedimento per la sua progettazione.
JPS538771A (en) Multilayer printed board
JPS5559796A (en) Multilayer printed circuit board
JPS5658294A (en) Multilayer circuit board
JPS53141468A (en) Multilayer printed board
JPS5598897A (en) Multilayer circuit board
JPS5630791A (en) Multilayer printed board
JPS5443568A (en) Multilayer printed board
JPS5312082A (en) Multilayer printed board
JPS5321772A (en) Multilayer printed board
JPS53135459A (en) Multilayer ceramic board
JPS5630792A (en) Multilayer printed board

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19960423