IT201700034731A1 - Modulo e metodo di gestione dell'accesso ad una memoria - Google Patents

Modulo e metodo di gestione dell'accesso ad una memoria

Info

Publication number
IT201700034731A1
IT201700034731A1 IT102017000034731A IT201700034731A IT201700034731A1 IT 201700034731 A1 IT201700034731 A1 IT 201700034731A1 IT 102017000034731 A IT102017000034731 A IT 102017000034731A IT 201700034731 A IT201700034731 A IT 201700034731A IT 201700034731 A1 IT201700034731 A1 IT 201700034731A1
Authority
IT
Italy
Prior art keywords
management
access
module
memory
Prior art date
Application number
IT102017000034731A
Other languages
English (en)
Inventor
Fabio Enrico Carlo Disegni
Federico Goller
Michele Febbrarino
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT102017000034731A priority Critical patent/IT201700034731A1/it
Priority to US15/797,940 priority patent/US10387334B2/en
Priority to EP18163468.4A priority patent/EP3382566B1/en
Publication of IT201700034731A1 publication Critical patent/IT201700034731A1/it
Priority to US16/455,155 priority patent/US10901919B2/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1416Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663Access to shared memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1052Security improvement
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72Details relating to flash memory management
    • G06F2212/7207Details relating to flash memory management management of metadata or control data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
IT102017000034731A 2017-03-29 2017-03-29 Modulo e metodo di gestione dell'accesso ad una memoria IT201700034731A1 (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IT102017000034731A IT201700034731A1 (it) 2017-03-29 2017-03-29 Modulo e metodo di gestione dell'accesso ad una memoria
US15/797,940 US10387334B2 (en) 2017-03-29 2017-10-30 Circuit and method for managing access to memory
EP18163468.4A EP3382566B1 (en) 2017-03-29 2018-03-22 Module and method for managing the access to a memory
US16/455,155 US10901919B2 (en) 2017-03-29 2019-06-27 Circuit and method for managing access to memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT102017000034731A IT201700034731A1 (it) 2017-03-29 2017-03-29 Modulo e metodo di gestione dell'accesso ad una memoria

Publications (1)

Publication Number Publication Date
IT201700034731A1 true IT201700034731A1 (it) 2018-09-29

Family

ID=59521571

Family Applications (1)

Application Number Title Priority Date Filing Date
IT102017000034731A IT201700034731A1 (it) 2017-03-29 2017-03-29 Modulo e metodo di gestione dell'accesso ad una memoria

Country Status (3)

Country Link
US (2) US10387334B2 (it)
EP (1) EP3382566B1 (it)
IT (1) IT201700034731A1 (it)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116194904A (zh) * 2021-03-29 2023-05-30 华为技术有限公司 一种闪存访问方法及装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2488516A (en) * 2011-02-15 2012-09-05 Advanced Risc Mach Ltd Using priority dependent delays to ensure that the average delay between accesses to a memory remains below a threshold
US20140281283A1 (en) * 2013-03-13 2014-09-18 Qualcomm Incorporated Dual host embedded shared device controller

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100725417B1 (ko) * 2006-02-22 2007-06-07 삼성전자주식회사 우선 순위에 따른 플래시 메모리의 연산 처리 장치 및 방법
JP5243711B2 (ja) * 2006-11-10 2013-07-24 セイコーエプソン株式会社 プロセッサ
JP4612710B2 (ja) * 2008-06-02 2011-01-12 株式会社日立製作所 トランザクション並行制御方法、データベース管理システム、およびプログラム
US9606833B2 (en) * 2014-04-09 2017-03-28 Samsung Electronics Co., Ltd Method and apparatus for providing a preemptive task scheduling scheme in a real time operating system
US9575536B2 (en) * 2014-08-22 2017-02-21 Intel Corporation Methods and apparatus to estimate power performance of a job that runs on multiple nodes of a distributed computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2488516A (en) * 2011-02-15 2012-09-05 Advanced Risc Mach Ltd Using priority dependent delays to ensure that the average delay between accesses to a memory remains below a threshold
US20140281283A1 (en) * 2013-03-13 2014-09-18 Qualcomm Incorporated Dual host embedded shared device controller

Also Published As

Publication number Publication date
US10901919B2 (en) 2021-01-26
EP3382566A1 (en) 2018-10-03
EP3382566B1 (en) 2020-03-04
US20180285284A1 (en) 2018-10-04
US20190317902A1 (en) 2019-10-17
US10387334B2 (en) 2019-08-20

Similar Documents

Publication Publication Date Title
DK4060529T3 (da) Beskyttelse af data i et forbrugerprodukts hukommelse
MA49006A (fr) Inhibiteurs d'ip6k
IT201700061469A1 (it) Dispositivo di memoria 3d con stringhe di celle di memoria ad “u”
IT201700034731A1 (it) Modulo e metodo di gestione dell'accesso ad una memoria
GB2593484B (en) Memory management
IT201700033356A1 (it) Tavoletta gel profumante e/o detergente
IT201700024675A1 (it) “Metodo di stampaggio a caldo”
IT201700068034A1 (it) Impianto dentale endosseo
JP1707670S (ja) ヘアブラシ
JP1678563S (ja) ヘアブラシ
JP1680503S (ja) ヘアブラシ
FR3007630B1 (fr) Brosse applicatrice de produit cosmetique, notamment de mascara et procede de fabrication d'une brosse applicatrice de produit cosmetique
ES1259539Y (es) Batería inteligente
JP1735095S (ja) 時計用文字盤
JP1725122S (ja) 時計用文字盤
JP1724958S (ja) 時計用文字盤
JP1733660S (ja) 時計用文字盤
JP1724927S (ja) 時計用文字盤
JP1710690S (ja) 時計用文字盤
JP1710689S (ja) 時計用文字盤
JP1710691S (ja) 時計用文字盤
JP1710645S (ja) 時計用文字盤
JP1711491S (ja) 時計の文字盤
JP1710620S (ja) 時計用文字盤
JP1710619S (ja) 時計用文字盤