IT1251031B - Buffer di memoria fifo ad accesso asincrono con flag di riempimento - Google Patents

Buffer di memoria fifo ad accesso asincrono con flag di riempimento

Info

Publication number
IT1251031B
IT1251031B ITMI912132A ITMI912132A IT1251031B IT 1251031 B IT1251031 B IT 1251031B IT MI912132 A ITMI912132 A IT MI912132A IT MI912132 A ITMI912132 A IT MI912132A IT 1251031 B IT1251031 B IT 1251031B
Authority
IT
Italy
Prior art keywords
memory buffer
fifo memory
buffer
asynchronous access
access fifo
Prior art date
Application number
ITMI912132A
Other languages
English (en)
Italian (it)
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to ITMI912132A priority Critical patent/IT1251031B/it
Publication of ITMI912132A0 publication Critical patent/ITMI912132A0/it
Priority to EP92202220A priority patent/EP0525874A2/en
Publication of ITMI912132A1 publication Critical patent/ITMI912132A1/it
Application granted granted Critical
Publication of IT1251031B publication Critical patent/IT1251031B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
ITMI912132A 1991-07-31 1991-07-31 Buffer di memoria fifo ad accesso asincrono con flag di riempimento IT1251031B (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
ITMI912132A IT1251031B (it) 1991-07-31 1991-07-31 Buffer di memoria fifo ad accesso asincrono con flag di riempimento
EP92202220A EP0525874A2 (en) 1991-07-31 1992-07-18 Asynchronous access FIFO memory buffer with padding flag

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI912132A IT1251031B (it) 1991-07-31 1991-07-31 Buffer di memoria fifo ad accesso asincrono con flag di riempimento

Publications (3)

Publication Number Publication Date
ITMI912132A0 ITMI912132A0 (it) 1991-07-31
ITMI912132A1 ITMI912132A1 (it) 1993-01-31
IT1251031B true IT1251031B (it) 1995-05-02

Family

ID=11360472

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI912132A IT1251031B (it) 1991-07-31 1991-07-31 Buffer di memoria fifo ad accesso asincrono con flag di riempimento

Country Status (2)

Country Link
EP (1) EP0525874A2 (enExample)
IT (1) IT1251031B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2725825B1 (fr) * 1994-10-12 1997-01-10 Majos Jacques Dispositif de memoire asynchrone a acces sequentiel et procede de stockage et de lecture correspondant
DE19706300A1 (de) * 1997-02-18 1998-08-20 Bayerische Motoren Werke Ag Verfahren zur Übertragung von digitalisierten Analogsignalen auf einen Datenbus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888739A (en) * 1988-06-15 1989-12-19 Cypress Semiconductor Corporation First-in first-out buffer memory with improved status flags
US5121346A (en) * 1989-03-31 1992-06-09 Sgs-Thomson Microelectronics, Inc. Difference comparison between two asynchronous pointers and a programmable value
JP3090330B2 (ja) * 1989-12-21 2000-09-18 エスジーエス―トムソン・マイクロエレクトロニクス・インコーポレイテッド 出力信号発生装置及びその方法並びにｆｉｆｏメモリ

Also Published As

Publication number Publication date
ITMI912132A0 (it) 1991-07-31
EP0525874A2 (en) 1993-02-03
ITMI912132A1 (it) 1993-01-31
EP0525874A3 (enExample) 1994-03-16

Similar Documents

Publication Publication Date Title
ES2617144T3 (es) Formulaciones estables de licopeno en polvo que contienen licopeno con un grado de cristalinidad mayor del 20 %
EP1802129A3 (en) Moving picture coding and/or decoding systems
ES2042346T3 (es) Dispositivo para la transformacion de un bloque digital y utilizaciondel mismo.
EP0710028A3 (en) Image decoding apparatus
IT8319483A0 (it) Dispositivo sensibile al tocco in particolare per l'impiego con una sorgente di luce sincronizzata come ad esempio un tubo a raggi catodici e/o simile.
EP0272886A3 (en) Image information processing system
KR860001341B1 (en) Devider in galois field
MX9801726A (es) Tampon anatomico, internamente moldeable.
ES2081689T3 (es) Interconexion de paquetes de circuitos.
IT1251031B (it) Buffer di memoria fifo ad accesso asincrono con flag di riempimento
BR9713729A (pt) Codificação de nìveis múltiplos
ES8303863A1 (es) "perfeccionamientos introducidos en una disposicion de tratamiento de senales digitales".
GB2281173A (en) Method and device for configuration of a time-space-time cross-connection at occassions when the need of cross-connexion changes and use thereof
IT8619174A0 (it) Densita'.!circuito integrato a semiconduttore, in particolare del tipo comprendente dispositivi ad alta tensione e dispositivi di elaborazione di segnale ad alta
ES271608U (es) Impulsor de aire, perfeccionado.
KR0119186B1 (en) Units provided with external thread
An Huef The Transformation Groups Whose C*‐Algebras are Fell Algebras
JPS6412621A (en) Variable length decoding circuit
JPS6447133A (en) Frame data compressing and storing device
JPS562063A (en) Information retrieval system
IT1264443B1 (it) Controllore per ram dinamiche e circuito per il controllo di una pluralita' di banchi di memoria ram dinamica
JPS5759242A (en) Buffer memory circuit of computer output equipment
KR950022984A (ko) 고화질 티브이의 매크로블럭 어드레스 저장장치
ES2117882T3 (es) Aparato de television con varias instalaciones de procesamiento de señales.
JPS57188157A (en) Parity bit check circuit

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970730