IT1213216B - DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE. - Google Patents

DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE.

Info

Publication number
IT1213216B
IT1213216B IT8422598A IT2259884A IT1213216B IT 1213216 B IT1213216 B IT 1213216B IT 8422598 A IT8422598 A IT 8422598A IT 2259884 A IT2259884 A IT 2259884A IT 1213216 B IT1213216 B IT 1213216B
Authority
IT
Italy
Prior art keywords
perfected
procedure
manufacture
technique
logic inverter
Prior art date
Application number
IT8422598A
Other languages
Italian (it)
Other versions
IT8422598A0 (en
Inventor
Franco Bertotti
Paolo Ferrari
Luigi Silvestri
Flavio Villa
Original Assignee
Ates Componenti Elettron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ates Componenti Elettron filed Critical Ates Componenti Elettron
Priority to IT8422598A priority Critical patent/IT1213216B/en
Publication of IT8422598A0 publication Critical patent/IT8422598A0/en
Priority to GB08521341A priority patent/GB2164793B/en
Priority to DE19853531506 priority patent/DE3531506A1/en
Priority to JP60195693A priority patent/JPS6171660A/en
Priority to FR8513421A priority patent/FR2570222A1/en
Application granted granted Critical
Publication of IT1213216B publication Critical patent/IT1213216B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222—Bipolar technology
    • H01L21/8226—Bipolar technology comprising merged transistor logic or integrated injection logic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/761—PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0229—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of bipolar structures
    • H01L27/0233—Integrated injection logic structures [I2L]
    • H01L27/0237—Integrated injection logic structures [I2L] using vertical injector structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/732—Vertical transistors
    • H01L29/7327—Inverse vertical transistors
IT8422598A 1984-09-10 1984-09-10 DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE. IT1213216B (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT8422598A IT1213216B (en) 1984-09-10 1984-09-10 DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE.
GB08521341A GB2164793B (en) 1984-09-10 1985-08-27 Iil logic inverter and method for the manufacture thereof.
DE19853531506 DE3531506A1 (en) 1984-09-10 1985-09-04 LOGIC INVERTER IN IIL TECHNOLOGY AND METHOD FOR THE PRODUCTION THEREOF
JP60195693A JPS6171660A (en) 1984-09-10 1985-09-04 Improved iil lock inverter element
FR8513421A FR2570222A1 (en) 1984-09-10 1985-09-10 IMPROVED 12L LOGIC INVERTER AND METHOD FOR MANUFACTURING THE SAME

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8422598A IT1213216B (en) 1984-09-10 1984-09-10 DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE.

Publications (2)

Publication Number Publication Date
IT8422598A0 IT8422598A0 (en) 1984-09-10
IT1213216B true IT1213216B (en) 1989-12-14

Family

ID=11198282

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8422598A IT1213216B (en) 1984-09-10 1984-09-10 DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE.

Country Status (5)

Country Link
JP (1) JPS6171660A (en)
DE (1) DE3531506A1 (en)
FR (1) FR2570222A1 (en)
GB (1) GB2164793B (en)
IT (1) IT1213216B (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431872B2 (en) * 1974-09-06 1979-10-09
JPS5837699B2 (en) * 1974-12-16 1983-08-18 三菱電機株式会社 handmade takiokusouchi

Also Published As

Publication number Publication date
GB8521341D0 (en) 1985-10-02
IT8422598A0 (en) 1984-09-10
GB2164793B (en) 1988-02-24
GB2164793A (en) 1986-03-26
FR2570222A1 (en) 1986-03-14
JPS6171660A (en) 1986-04-12
DE3531506A1 (en) 1986-03-20

Similar Documents

Publication Publication Date Title
FI894095A (en) EXPERIMENTAL MEASURES IN THE MICROVAOGSUGNAR.
DE68916723D1 (en) Power saving circuit and method.
DE68923024T2 (en) Lead frame with reduced corrosion.
IT8422586V0 (en) CABINET WITH CONTROLS AND SERVICES FOR A CAR.
KR900007595A (en) Improved laminate composite and method for manufacturing the same
DE68914723T2 (en) Extrusion die structure and extrusion method.
ES530120A0 (en) IMPROVEMENTS IN A THERMOPLASTIC PROFILE GRANING INSTALLATION.
DE58901350D1 (en) FRAME PROFILE WITH APPLICATION PROFILE.
IT8922547A0 (en) BOX, PARTICULARLY FOR MEDICINES, AND PROCEDURE FOR ITS MANUFACTURING
FI891464A0 (en) HASTIGHETSENHET FOER INVERTER.
IT1213216B (en) DOOR LOGIC INVERTER IN TECHNIQUE I PERFECTED AND PROCEDURE FOR ITS MANUFACTURE.
DE69326110D1 (en) KLYSTRON WITH CAVE RESONATOR THAT WORKS IN TMOIX MODE (X 0)
DE58905492D1 (en) Molding compound and its use.
NO892097D0 (en) BENZOYL AND KETONE PEROXIC SIXTURES.
DE58902040D1 (en) PRESS WITH GRIPPER RAILS.
DE3584558D1 (en) PRE-FABRICIZED UNIT, IN PARTICULAR SANITARY UNIT.
DE3877180D1 (en) THICKNESS METHOD.
ES1005672Y (en) PERFECTED WINDOW.
Cheung Anaphora production in Cantonese narration
ES1005315Y (en) PERFECTED BLIND.
BR6802583U (en) PROVISION INTRODUCED IN THE AGENDA
ES550626A0 (en) IMPROVEMENTS IN HYDRAULIC DOORS.
ES1009855Y (en) PERFECTED STRUCTURAL ARRANGEMENT IN WINDOWS AND SIMILAR.
IT8884134A0 (en) PROCEDURE FOR MAKING MURRINE AND A MURRINA OBTAINED WITH THE PROCEDURE.
ES1008151Y (en) PERFECTED PROFILE.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970929