IT1168874B - Computer system with bus cycle sharing - Google Patents

Computer system with bus cycle sharing

Info

Publication number
IT1168874B
IT1168874B IT48324/83A IT4832483A IT1168874B IT 1168874 B IT1168874 B IT 1168874B IT 48324/83 A IT48324/83 A IT 48324/83A IT 4832483 A IT4832483 A IT 4832483A IT 1168874 B IT1168874 B IT 1168874B
Authority
IT
Italy
Prior art keywords
bus
cycle
processor
unit
cpu
Prior art date
Application number
IT48324/83A
Other languages
Italian (it)
Other versions
IT8348324A0 (en
Inventor
Richard A Carey
Jerry Falk
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Priority to IT48324/83A priority Critical patent/IT1168874B/en
Publication of IT8348324A0 publication Critical patent/IT8348324A0/en
Application granted granted Critical
Publication of IT1168874B publication Critical patent/IT1168874B/en

Links

Landscapes

  • Bus Control (AREA)

Abstract

The computer terminal system includes a CPU, a direct memory access (DMA) controller, a RAM terminal display units and various other units all coupled to a system bus. The CPU includes bus arbitration logic which assigns time slots on the system bus in accordance with predetermined priority rules. To achieve max. bus usage, a unit having a short bus cycle can utilise the bus during a portion of a longer bus cycle, being utilised by another unit, when that other unit is not transferring information over the bus. For example, the processor bus cycle equals two memory cycles, and the processor always accesses the memory during the second half of the processor cycle. Hence another cycle, e.g. a chip refresh cycle, can be activated concurrently with the first half of the processor cycle.
IT48324/83A 1983-05-18 1983-05-18 Computer system with bus cycle sharing IT1168874B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IT48324/83A IT1168874B (en) 1983-05-18 1983-05-18 Computer system with bus cycle sharing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT48324/83A IT1168874B (en) 1983-05-18 1983-05-18 Computer system with bus cycle sharing

Publications (2)

Publication Number Publication Date
IT8348324A0 IT8348324A0 (en) 1983-05-18
IT1168874B true IT1168874B (en) 1987-05-20

Family

ID=11265896

Family Applications (1)

Application Number Title Priority Date Filing Date
IT48324/83A IT1168874B (en) 1983-05-18 1983-05-18 Computer system with bus cycle sharing

Country Status (1)

Country Link
IT (1) IT1168874B (en)

Also Published As

Publication number Publication date
IT8348324A0 (en) 1983-05-18

Similar Documents

Publication Publication Date Title
US4797815A (en) Interleaved synchronous bus access protocol for a shared memory multi-processor system
US4099236A (en) Slave microprocessor for operation with a master microprocessor and a direct memory access controller
KR860000541B1 (en) Refresh circuit for dynamic memory of a data processor employing a direct memory access control
SE8405456L (en) VERY FAST MEMORY AND MEMORY MANAGEMENT SYSTEM
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
US5056060A (en) Printed circuit card with self-configuring memory system for non-contentious allocation of reserved memory space among expansion cards
EP0428330A2 (en) Computer interface circuit
CA2124031A1 (en) System Direct Memory Access (DMA) Support Logic for PCI Based Computer System
US4931923A (en) Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots
US5287486A (en) DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts
CA2037491A1 (en) System bus control system in a multi-processor system
EP0153469B1 (en) Refresh generator system for a dynamic memory
FI862682A (en) PRIORITETSFOERDELNINGSANORDNING FOER SAMARBETANDE DATORER.
WO1996008773A3 (en) Pcmcia dma data bus mastering
US5539916A (en) DMA control for continuing transfer to input/output device in a cycle steal mode
IT1168874B (en) Computer system with bus cycle sharing
CA1062376A (en) Memory control system
JPH0343804A (en) Sequence controller
EP0363905A3 (en) I/o apparatus for programmable controller
KR940008479B1 (en) Bus arbitration method
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JP2617132B2 (en) Direct memory access method
Alexander et al. A multicrate link system for use with CAMAC auxiliary controllers designed at Daresbury laboratory
JP3028998B2 (en) DMA transfer circuit
JPS6279558A (en) Direct memory access controller