IN2014CN01325A - - Google Patents

Info

Publication number
IN2014CN01325A
IN2014CN01325A IN1325CHN2014A IN2014CN01325A IN 2014CN01325 A IN2014CN01325 A IN 2014CN01325A IN 1325CHN2014 A IN1325CHN2014 A IN 1325CHN2014A IN 2014CN01325 A IN2014CN01325 A IN 2014CN01325A
Authority
IN
India
Prior art keywords
tas
shared memory
lock
data
transactional middleware
Prior art date
Application number
Other languages
English (en)
Inventor
Xugang Shen
Xiangdong Li
Original Assignee
Oracle Int Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oracle Int Corp filed Critical Oracle Int Corp
Publication of IN2014CN01325A publication Critical patent/IN2014CN01325A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1466—Key-lock mechanism

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
IN1325CHN2014 2011-09-29 2012-09-18 IN2014CN01325A (OSRAM)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201161541051P 2011-09-29 2011-09-29
US13/414,593 US8782352B2 (en) 2011-09-29 2012-03-07 System and method for supporting a self-tuning locking mechanism in a transactional middleware machine environment
PCT/US2012/055942 WO2013048826A1 (en) 2011-09-29 2012-09-18 System and method for supporting a self-tuning locking mechanism in a transactional middleware machine environment

Publications (1)

Publication Number Publication Date
IN2014CN01325A true IN2014CN01325A (OSRAM) 2015-04-24

Family

ID=47993775

Family Applications (1)

Application Number Title Priority Date Filing Date
IN1325CHN2014 IN2014CN01325A (OSRAM) 2011-09-29 2012-09-18

Country Status (6)

Country Link
US (2) US8782352B2 (OSRAM)
JP (1) JP6088527B2 (OSRAM)
KR (1) KR101964392B1 (OSRAM)
CN (1) CN103842986B (OSRAM)
IN (1) IN2014CN01325A (OSRAM)
WO (1) WO2013048826A1 (OSRAM)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2523804B (en) * 2014-03-06 2021-03-31 Advanced Risc Mach Ltd Transactional memory support
CN106471486B (zh) * 2014-04-30 2019-05-17 甲骨文国际公司 用于在事务中间件机器环境中支持自适应自调整锁定机制的系统和方法
EP3304297A1 (en) * 2015-06-04 2018-04-11 Siemens Aktiengesellschaft Method and system for clustering engineering data in a multidisciplinary engineering system
US10459909B2 (en) * 2016-01-13 2019-10-29 Walmart Apollo, Llc System for providing a time-limited mutual exclusivity lock and method therefor
WO2017131624A1 (en) * 2016-01-26 2017-08-03 Hewlett Packard Enterprise Development Lp A unified lock
US20240152359A1 (en) * 2022-11-04 2024-05-09 International Business Machines Corporation Ensuring fairness for try spin lock

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5050072A (en) 1988-06-17 1991-09-17 Modular Computer Systems, Inc. Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system
JP2853608B2 (ja) * 1995-05-30 1999-02-03 日本電気株式会社 並列処理システムのファイルアクセス制御方式
JPH10269027A (ja) * 1997-03-26 1998-10-09 Toshiba Corp ディスク装置及び同装置におけるバッファ管理制御方法
US6182216B1 (en) * 1997-09-17 2001-01-30 Frank C. Luyster Block cipher method
US6549961B1 (en) 1999-10-27 2003-04-15 Infineon Technologies North America Corporation Semaphore access in a multiprocessor system
KR20010045288A (ko) * 1999-11-04 2001-06-05 이계철 다중 데이터 관리 미들웨어 시스템에서의 공유메모리를이용한 스키마 관리 방법
JP2001229678A (ja) * 1999-12-07 2001-08-24 Toshiba Corp 半導体記憶装置
US20010033654A1 (en) * 2000-01-13 2001-10-25 Gabor Wieser W-EC1 encryption and decryption method and system
US7430627B2 (en) 2000-12-19 2008-09-30 International Business Machines Corporation Adaptive reader-writer lock
AU2002356885B2 (en) * 2001-11-01 2008-10-02 Verisign, Inc. Method and system for updating a remote database
CA2374290A1 (en) * 2002-03-01 2003-09-01 Ibm Canada Limited-Ibm Canada Limitee Updating spin counters for spin latches
US7697690B2 (en) * 2003-07-21 2010-04-13 Hewlett-Packard Development Company, L.P. Windowed backward key rotation
US7594234B1 (en) 2004-06-04 2009-09-22 Sun Microsystems, Inc. Adaptive spin-then-block mutual exclusion in multi-threaded processing
KR100596394B1 (ko) * 2004-12-13 2006-07-04 한국전자통신연구원 유닉스 시스템에서 이중화된 공유메모리 접근 제어 방법및 장치
US7984248B2 (en) 2004-12-29 2011-07-19 Intel Corporation Transaction based shared data operations in a multiprocessor environment
US20060143511A1 (en) 2004-12-29 2006-06-29 Huemiller Louis D Jr Memory mapped spin lock controller
US8028133B2 (en) 2006-02-22 2011-09-27 Oracle America, Inc. Globally incremented variable or clock based methods and apparatus to implement parallel transactions
CN101546275B (zh) * 2008-03-26 2012-08-22 中国科学院微电子研究所 一种获取多处理器硬件信号量的方法

Also Published As

Publication number Publication date
KR20140068909A (ko) 2014-06-09
KR101964392B1 (ko) 2019-04-01
US20140344529A1 (en) 2014-11-20
US20130086333A1 (en) 2013-04-04
WO2013048826A1 (en) 2013-04-04
US8914588B2 (en) 2014-12-16
CN103842986A (zh) 2014-06-04
JP2014528609A (ja) 2014-10-27
US8782352B2 (en) 2014-07-15
JP6088527B2 (ja) 2017-03-01
CN103842986B (zh) 2017-07-04

Similar Documents

Publication Publication Date Title
IN2014CN01325A (OSRAM)
WO2008154193A3 (en) Cache metadata identifiers for isolation and sharing
Farahani et al. Covering problems in facility location: A review
Merkin et al. State of the art themes in cross-cultural communication research: A systematic and meta-analytic review
GB2520852A (en) Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
GB2447200A (en) Transactional memory in out-of-order processors
MX2014015290A (es) Bloque de diagnostico de la transaccion.
GB201303662D0 (en) Database system transaction management
GB2484881A (en) Transactional memory system with efficient cache support
WO2014008495A3 (en) Managing dependencies between operations in a distributed system
GB2483608A (en) System and method for processing large amounts of transactional data
GB2512011A (en) Branch prediction logic
CA2953788C (en) Automated code lockdown to reduce attack surface for software
WO2014116861A3 (en) Parallel processing with proactive solidarity cells
GB2513509A (en) Processor performance improvement for instruction sequences that include barrier instructions
MX338377B (es) Registro de un evento del programa dentro de un entorno transaccional.
WO2013016186A3 (en) Systems and methods to configure data for diverse services
BR112013017396A2 (pt) entrada natural para ações de planilha
GB2437211A (en) Transaction based shared data operation in a multiprocessor environment
WO2013186721A3 (en) Transactional processing
WO2012135494A3 (en) System, apparatus, and method for aligning registers
MY174573A (en) Controlling an order for processing data elements during vector processing
BR112012007445A2 (pt) dados de treinamento de face compartilhados
WO2013028414A3 (en) Performing an atomic operation without quiescing an interconnect structure
WO2014204437A3 (en) Tracking core-level instruction set capabilities in a chip multiprocessor