IL98248A0 - Instruction scheduler for a computer - Google Patents

Instruction scheduler for a computer

Info

Publication number
IL98248A0
IL98248A0 IL98248A IL9824891A IL98248A0 IL 98248 A0 IL98248 A0 IL 98248A0 IL 98248 A IL98248 A IL 98248A IL 9824891 A IL9824891 A IL 9824891A IL 98248 A0 IL98248 A0 IL 98248A0
Authority
IL
Israel
Prior art keywords
computer
instruction scheduler
scheduler
instruction
Prior art date
Application number
IL98248A
Other languages
English (en)
Original Assignee
Ibm Israel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm Israel filed Critical Ibm Israel
Priority to IL98248A priority Critical patent/IL98248A0/xx
Priority to EP92301003A priority patent/EP0515016B1/de
Priority to DE69209888T priority patent/DE69209888T2/de
Priority to JP4079844A priority patent/JPH0792752B2/ja
Publication of IL98248A0 publication Critical patent/IL98248A0/xx
Priority to US08/364,833 priority patent/US5526499A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G06F8/445—Exploiting fine grain parallelism, i.e. parallelism at instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
IL98248A 1991-05-23 1991-05-23 Instruction scheduler for a computer IL98248A0 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IL98248A IL98248A0 (en) 1991-05-23 1991-05-23 Instruction scheduler for a computer
EP92301003A EP0515016B1 (de) 1991-05-23 1992-02-06 Befehlablaufsteuerung für einen Rechner
DE69209888T DE69209888T2 (de) 1991-05-23 1992-02-06 Befehlablaufsteuerung für einen Rechner
JP4079844A JPH0792752B2 (ja) 1991-05-23 1992-04-01 命令スケジューラ及び入力命令シーケンスを再スケジュールする方法
US08/364,833 US5526499A (en) 1991-05-23 1994-12-27 Speculative load instruction rescheduler for a compiler which moves load instructions across basic block boundaries while avoiding program exceptions

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IL98248A IL98248A0 (en) 1991-05-23 1991-05-23 Instruction scheduler for a computer

Publications (1)

Publication Number Publication Date
IL98248A0 true IL98248A0 (en) 1992-06-21

Family

ID=11062467

Family Applications (1)

Application Number Title Priority Date Filing Date
IL98248A IL98248A0 (en) 1991-05-23 1991-05-23 Instruction scheduler for a computer

Country Status (5)

Country Link
US (1) US5526499A (de)
EP (1) EP0515016B1 (de)
JP (1) JPH0792752B2 (de)
DE (1) DE69209888T2 (de)
IL (1) IL98248A0 (de)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5778219A (en) * 1990-12-14 1998-07-07 Hewlett-Packard Company Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations
DE4237417C2 (de) * 1992-03-25 1997-01-30 Hewlett Packard Co Datenverarbeitungssystem
JPH0844561A (ja) * 1994-07-28 1996-02-16 Fujitsu Ltd ブースティング制御方法及びブースティング制御機構を備えたプロセッサ装置
US5669001A (en) * 1995-03-23 1997-09-16 International Business Machines Corporation Object code compatible representation of very long instruction word programs
US5625835A (en) * 1995-05-10 1997-04-29 International Business Machines Corporation Method and apparatus for reordering memory operations in a superscalar or very long instruction word processor
US5802337A (en) * 1995-12-29 1998-09-01 Intel Corporation Method and apparatus for executing load instructions speculatively
US5611063A (en) * 1996-02-06 1997-03-11 International Business Machines Corporation Method for executing speculative load instructions in high-performance processors
US5968166A (en) * 1996-03-22 1999-10-19 Matsushita Electric Industrial Co., Ltd. Information processing apparatus and method, and scheduling device for reducing inactivity due to wait state
US5848256A (en) * 1996-09-30 1998-12-08 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for address disambiguation using address component identifiers
US5894576A (en) * 1996-11-12 1999-04-13 Intel Corporation Method and apparatus for instruction scheduling to reduce negative effects of compensation code
US5864692A (en) * 1996-12-16 1999-01-26 Hewlett-Packard Company Method and apparatus for protecting memory-mapped devices from side effects of speculative instructions
US6151704A (en) * 1997-04-01 2000-11-21 Intel Corporation Method for optimizing a loop in a computer program by speculatively removing loads from within the loop
US5999736A (en) * 1997-05-09 1999-12-07 Intel Corporation Optimizing code by exploiting speculation and predication with a cost-benefit data flow analysis based on path profiling information
US6044221A (en) * 1997-05-09 2000-03-28 Intel Corporation Optimizing code based on resource sensitive hoisting and sinking
US6247173B1 (en) 1997-09-24 2001-06-12 Hewlett-Packard Company Computer compiler optimizer for reducing computer resource consumption during dependence analysis after loop unrolling
US6122719A (en) * 1997-10-31 2000-09-19 Silicon Spice Method and apparatus for retiming in a network of multiple context processing elements
US6170083B1 (en) 1997-11-12 2001-01-02 Intel Corporation Method for performing dynamic optimization of computer code
US5987595A (en) * 1997-11-25 1999-11-16 Intel Corporation Method and apparatus for predicting when load instructions can be executed out-of order
US6202204B1 (en) * 1998-03-11 2001-03-13 Intel Corporation Comprehensive redundant load elimination for architectures supporting control and data speculation
US5999732A (en) * 1998-03-23 1999-12-07 Sun Microsystems, Inc. Techniques for reducing the cost of dynamic class initialization checks in compiled code
US6332214B1 (en) * 1998-05-08 2001-12-18 Intel Corporation Accurate invalidation profiling for cost effective data speculation
US6289445B2 (en) 1998-07-21 2001-09-11 Lsi Logic Corporation Circuit and method for initiating exception routines using implicit exception checking
US6189093B1 (en) 1998-07-21 2001-02-13 Lsi Logic Corporation System for initiating exception routine in response to memory access exception by storing exception information and exception bit within architectured register
US6321328B1 (en) * 1999-03-22 2001-11-20 Hewlett-Packard Company Processor having data buffer for speculative loads
US7634635B1 (en) 1999-06-14 2009-12-15 Brian Holscher Systems and methods for reordering processor instructions
US7089404B1 (en) 1999-06-14 2006-08-08 Transmeta Corporation Method and apparatus for enhancing scheduling in an advanced microprocessor
US6539541B1 (en) 1999-08-20 2003-03-25 Intel Corporation Method of constructing and unrolling speculatively counted loops
US6748589B1 (en) 1999-10-20 2004-06-08 Transmeta Corporation Method for increasing the speed of speculative execution
US6862730B1 (en) * 2000-04-26 2005-03-01 Lucent Technologies Inc. Register allocation in code translation between processors
US6633969B1 (en) 2000-08-11 2003-10-14 Lsi Logic Corporation Instruction translation system and method achieving single-cycle translation of variable-length MIPS16 instructions
GB0025053D0 (en) * 2000-10-12 2000-11-29 Sgs Thomson Microelectronics Compiling computer programs including branch instructions
US6857060B2 (en) 2001-03-30 2005-02-15 Intel Corporation System, apparatus and method for prioritizing instructions and eliminating useless instructions
WO2002101548A1 (en) * 2001-06-08 2002-12-19 Equator Technologies, Inc. System for compiling a computer program
GB2398412B (en) * 2001-10-12 2005-02-09 Pts Corp Processors and Compiling methods for Processors
US7137111B2 (en) * 2001-11-28 2006-11-14 Sun Microsystems, Inc. Aggressive prefetch of address chains
US20030101336A1 (en) * 2001-11-28 2003-05-29 Sun Microsystems, Inc. Technique for associating instructions with execution events
US7269827B2 (en) * 2002-10-21 2007-09-11 Intel Corporation Method and apparatus for compiling code
US7735073B1 (en) 2004-02-28 2010-06-08 Oracle International Corporation Method and apparatus for data object profiling
US7827543B1 (en) 2004-02-28 2010-11-02 Oracle America, Inc. Method and apparatus for profiling data addresses
US8065665B1 (en) 2004-02-28 2011-11-22 Oracle America, Inc. Method and apparatus for correlating profile data
US7707554B1 (en) 2004-04-21 2010-04-27 Oracle America, Inc. Associating data source information with runtime events
WO2006074576A1 (en) * 2005-01-14 2006-07-20 Intel Corporation Method and apparatus for generating execution equivalence information
US7694286B2 (en) * 2005-02-10 2010-04-06 International Business Machines Corporation Apparatus and method for detecting base-register usage conflicts in computer code
JP4806402B2 (ja) * 2005-04-21 2011-11-02 パナソニック株式会社 プログラム難読化装置及び難読化方法
JP4381459B1 (ja) * 2008-06-27 2009-12-09 株式会社東芝 情報処理装置、粒度調整方法およびプログラム
US8612959B2 (en) * 2011-10-03 2013-12-17 International Business Machines Corporation Linking code for an enhanced application binary interface (ABI) with decode time instruction optimization
US8615745B2 (en) * 2011-10-03 2013-12-24 International Business Machines Corporation Compiling code for an enhanced application binary interface (ABI) with decode time instruction optimization
US9626189B2 (en) * 2012-06-15 2017-04-18 International Business Machines Corporation Reducing operand store compare penalties
US10620955B2 (en) * 2017-09-19 2020-04-14 International Business Machines Corporation Predicting a table of contents pointer value responsive to branching to a subroutine
US11061575B2 (en) 2017-09-19 2021-07-13 International Business Machines Corporation Read-only table of contents register
US10713050B2 (en) 2017-09-19 2020-07-14 International Business Machines Corporation Replacing Table of Contents (TOC)-setting instructions in code with TOC predicting instructions
US10884929B2 (en) 2017-09-19 2021-01-05 International Business Machines Corporation Set table of contents (TOC) register instruction
US10725918B2 (en) 2017-09-19 2020-07-28 International Business Machines Corporation Table of contents cache entry having a pointer for a range of addresses
US10705973B2 (en) 2017-09-19 2020-07-07 International Business Machines Corporation Initializing a data structure for use in predicting table of contents pointer values
US10896030B2 (en) 2017-09-19 2021-01-19 International Business Machines Corporation Code generation relating to providing table of contents pointer values
US11238360B2 (en) 2018-02-12 2022-02-01 International Business Machines Corporation Fast quantum feedback using analog integration and control pulse gating

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4435753A (en) * 1980-10-31 1984-03-06 International Business Machines Corporation Register allocation system using recursive queuing during source code compilation
US4656582A (en) * 1985-02-04 1987-04-07 International Business Machines Corporation Generating storage reference instructions in an optimizing compiler
JPS62217325A (ja) * 1986-03-18 1987-09-24 Nec Corp アセンブラコ−ド最適化方式
EP0312764A3 (de) * 1987-10-19 1991-04-10 International Business Machines Corporation Datenprozessor mit mehrfachen Ausführungseinheiten zur parallelen Ausführung von mehreren Befehlsklassen
US5093916A (en) * 1988-05-20 1992-03-03 International Business Machines Corporation System for inserting constructs into compiled code, defining scoping of common blocks and dynamically binding common blocks to tasks
US5202995A (en) * 1989-10-12 1993-04-13 International Business Machines Corporation Method for removing invariant branches from instruction loops of a computer program
US5119495A (en) * 1989-12-21 1992-06-02 Bull Hn Information Systems Inc. Minimizing hardware pipeline breaks using software scheduling techniques during compilation
US5202975A (en) * 1990-06-11 1993-04-13 Supercomputer Systems Limited Partnership Method for optimizing instruction scheduling for a processor having multiple functional resources
JP3032031B2 (ja) * 1991-04-05 2000-04-10 株式会社東芝 ループ最適化方法及び装置

Also Published As

Publication number Publication date
US5526499A (en) 1996-06-11
JPH0792752B2 (ja) 1995-10-09
DE69209888T2 (de) 1996-10-24
EP0515016A3 (en) 1993-08-04
DE69209888D1 (de) 1996-05-23
EP0515016A2 (de) 1992-11-25
EP0515016B1 (de) 1996-04-17
JPH05143332A (ja) 1993-06-11

Similar Documents

Publication Publication Date Title
IL98248A0 (en) Instruction scheduler for a computer
EP0461826A3 (en) Enclosure for a computer
GB9215320D0 (en) Configuration mechanism for a computer system
EP0426330A3 (en) Enclosure for a computer
EP0510241A3 (en) Upgradeable/downgradeable computer
EP0537721A3 (en) Hardware-configured operating system kernel for a multitasking processor
AU107851S (en) Soft case for a hand held computer
EP0425170A3 (en) Enclosure for a computer
EP0513811A3 (en) A macro instruction set computer architecture
EP0455374A3 (en) Controlling a computer display
EP0551090A3 (en) Computer having a parallel operating capability
EP0463776A3 (en) Enclosure for a computer
EP0497628A3 (en) Interrupt controller for a multiprocessor computer system
GB9110062D0 (en) A computer case
GB2278468B (en) Configuration mechanism for a computer system
EP0508685A3 (en) Power-on control system for a computer
IL95996A0 (en) Global instruction scheduler for a computer
AU121173S (en) A computer
AU104644S (en) A computer
EP0481617A3 (en) Instruction scheduler for a computer
AU121174S (en) A computer
AU123259S (en) A computer system
GB9020897D0 (en) A resource control computer apparatus
AU121175S (en) A computer
GB2274525B (en) An arrangement for a computer system