IL320127A - Region identifier based on instruction fetch address - Google Patents
Region identifier based on instruction fetch addressInfo
- Publication number
- IL320127A IL320127A IL320127A IL32012725A IL320127A IL 320127 A IL320127 A IL 320127A IL 320127 A IL320127 A IL 320127A IL 32012725 A IL32012725 A IL 32012725A IL 320127 A IL320127 A IL 320127A
- Authority
- IL
- Israel
- Prior art keywords
- instruction fetch
- identifier based
- fetch address
- region identifier
- region
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
- G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
- G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1009—Address translation using page tables, e.g. page table structures
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/062—Securing storage systems
- G06F3/0622—Securing storage systems in relation to access
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1016—Performance improvement
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1052—Security improvement
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Human Computer Interaction (AREA)
- Storage Device Security (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB2216292.9A GB2623986B (en) | 2022-11-02 | 2022-11-02 | Region identifier based on instruction fetch address |
| PCT/GB2023/052503 WO2024094956A1 (en) | 2022-11-02 | 2023-09-27 | Region identifier based on instruction fetch address |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IL320127A true IL320127A (en) | 2025-06-01 |
Family
ID=84369814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IL320127A IL320127A (en) | 2022-11-02 | 2023-09-27 | Region identifier based on instruction fetch address |
Country Status (8)
| Country | Link |
|---|---|
| EP (1) | EP4612585A1 (en) |
| JP (1) | JP2025538937A (en) |
| KR (1) | KR20250100654A (en) |
| CN (1) | CN120077368A (en) |
| GB (1) | GB2623986B (en) |
| IL (1) | IL320127A (en) |
| TW (1) | TW202420076A (en) |
| WO (1) | WO2024094956A1 (en) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7111145B1 (en) * | 2003-03-25 | 2006-09-19 | Vmware, Inc. | TLB miss fault handler and method for accessing multiple page tables |
| GB2569358B (en) * | 2017-12-15 | 2020-01-29 | Advanced Risc Mach Ltd | Code realms |
| GB2570474B (en) * | 2018-01-26 | 2020-04-15 | Advanced Risc Mach Ltd | Region fusing |
| GB2578135B (en) * | 2018-10-18 | 2020-10-21 | Advanced Risc Mach Ltd | Range checking instruction |
-
2022
- 2022-11-02 GB GB2216292.9A patent/GB2623986B/en active Active
-
2023
- 2023-09-27 CN CN202380073702.XA patent/CN120077368A/en active Pending
- 2023-09-27 JP JP2025523098A patent/JP2025538937A/en active Pending
- 2023-09-27 IL IL320127A patent/IL320127A/en unknown
- 2023-09-27 WO PCT/GB2023/052503 patent/WO2024094956A1/en not_active Ceased
- 2023-09-27 KR KR1020257014671A patent/KR20250100654A/en active Pending
- 2023-09-27 EP EP23783938.6A patent/EP4612585A1/en active Pending
- 2023-10-12 TW TW112138906A patent/TW202420076A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| CN120077368A (en) | 2025-05-30 |
| EP4612585A1 (en) | 2025-09-10 |
| GB202216292D0 (en) | 2022-12-14 |
| TW202420076A (en) | 2024-05-16 |
| KR20250100654A (en) | 2025-07-03 |
| JP2025538937A (en) | 2025-12-03 |
| GB2623986B (en) | 2024-10-30 |
| GB2623986A (en) | 2024-05-08 |
| WO2024094956A1 (en) | 2024-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IL309134A (en) | Range prefetch instruction | |
| GB2592069B (en) | Address calculating instruction | |
| GB201802815D0 (en) | Branch target buffer arrangement for instruction prefetching | |
| EP4073637A4 (en) | Instruction cache prefetch throttle | |
| GB202408638D0 (en) | Not yet published | |
| GB2589334B (en) | Register-provided-opcode instruction | |
| GB202209621D0 (en) | Registers | |
| GB2623986B (en) | Region identifier based on instruction fetch address | |
| IL318943A (en) | Multiple-outer-product instruction | |
| GB2589895B (en) | Intermodal calling branch instruction | |
| GB202406206D0 (en) | Not yet published | |
| GB202403188D0 (en) | Not yet published | |
| GB202313110D0 (en) | Not yet published | |
| GB2599652B (en) | Masked-vector-comparison instruction | |
| GB202506656D0 (en) | Instruction fetching | |
| CA213397S (en) | Fetch toy | |
| GB202415273D0 (en) | Premute prefix instruction | |
| GB202504907D0 (en) | Not yet published | |
| GB202415728D0 (en) | Not yet published | |
| GB202504703D0 (en) | Not yet published | |
| GB202417369D0 (en) | Not yet published | |
| GB202405654D0 (en) | Not yet published | |
| GB202415812D0 (en) | Not yet published | |
| GB202404353D0 (en) | not yet published | |
| GB202508546D0 (en) | Not yet published |