IL138558A0 - Ampic dram system in a telecommunication switch - Google Patents
Ampic dram system in a telecommunication switchInfo
- Publication number
- IL138558A0 IL138558A0 IL13855899A IL13855899A IL138558A0 IL 138558 A0 IL138558 A0 IL 138558A0 IL 13855899 A IL13855899 A IL 13855899A IL 13855899 A IL13855899 A IL 13855899A IL 138558 A0 IL138558 A0 IL 138558A0
- Authority
- IL
- Israel
- Prior art keywords
- dram system
- telecommunication switch
- ampic dram
- ampic
- telecommunication
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/153—ATM switching fabrics having parallel switch planes
- H04L49/1538—Cell slicing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1576—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5603—Access techniques
- H04L2012/5604—Medium of transmission, e.g. fibre, cable, radio
- H04L2012/5605—Fibre
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/565—Sequence integrity
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
- H04L2012/5674—Synchronisation, timing recovery or alignment
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/049,567 US6138219A (en) | 1998-03-27 | 1998-03-27 | Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access |
PCT/IB1999/000482 WO1999051000A1 (fr) | 1998-03-27 | 1999-03-22 | Systeme de memoire vive dynamique ampic dans un commutateur de telecommunications |
Publications (1)
Publication Number | Publication Date |
---|---|
IL138558A0 true IL138558A0 (en) | 2001-10-31 |
Family
ID=21960520
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL13855899A IL138558A0 (en) | 1998-03-27 | 1999-03-22 | Ampic dram system in a telecommunication switch |
Country Status (9)
Country | Link |
---|---|
US (1) | US6138219A (fr) |
EP (1) | EP1070408A1 (fr) |
JP (1) | JP2002510813A (fr) |
CN (1) | CN1298593A (fr) |
AU (1) | AU748504B2 (fr) |
CA (1) | CA2323930A1 (fr) |
IL (1) | IL138558A0 (fr) |
TW (1) | TW435028B (fr) |
WO (1) | WO1999051000A1 (fr) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6272567B1 (en) * | 1998-11-24 | 2001-08-07 | Nexabit Networks, Inc. | System for interposing a multi-port internally cached DRAM in a control path for temporarily storing multicast start of packet data until such can be passed |
US7251249B2 (en) * | 2000-01-26 | 2007-07-31 | Tundra Semiconductor Corporation | Integrated high speed switch router using a multiport architecture |
US6835591B2 (en) | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US6574130B2 (en) | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US6643165B2 (en) | 2001-07-25 | 2003-11-04 | Nantero, Inc. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US7899924B2 (en) | 2002-04-19 | 2011-03-01 | Oesterreicher Richard T | Flexible streaming hardware |
US7296112B1 (en) * | 2002-12-10 | 2007-11-13 | Greenfield Networks, Inc. | High bandwidth memory management using multi-bank DRAM devices |
DE102006045248A1 (de) * | 2005-09-29 | 2007-04-19 | Hynix Semiconductor Inc., Ichon | Multiport-Speichervorrichtung mit serieller Eingabe-/Ausgabeschnittstelle |
US8495310B2 (en) * | 2008-09-22 | 2013-07-23 | Qimonda Ag | Method and system including plural memory controllers and a memory access control bus for accessing a memory device |
US8914589B2 (en) * | 2008-09-22 | 2014-12-16 | Infineon Technologies Ag | Multi-port DRAM architecture for accessing different memory partitions |
US8332511B1 (en) | 2010-07-31 | 2012-12-11 | Cisco Technology, Inc. | System and method for providing a script-based collection for devices in a network environment |
GB2495533A (en) * | 2011-10-13 | 2013-04-17 | St Microelectronics Res & Dev | Distributing buffer data evenly across different memory devices |
EP2859457A4 (fr) | 2012-06-08 | 2016-05-11 | Hewlett Packard Development Co | Accès à une mémoire |
US9965211B2 (en) | 2016-09-08 | 2018-05-08 | Cisco Technology, Inc. | Dynamic packet buffers with consolidation of low utilized memory banks |
CN115344515B (zh) * | 2022-10-17 | 2022-12-27 | 中科声龙科技发展(北京)有限公司 | 实现访问控制的方法、片上计算系统及芯片 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5581773A (en) * | 1992-05-12 | 1996-12-03 | Glover; Michael A. | Massively parallel SIMD processor which selectively transfers individual contiguously disposed serial memory elements |
US5490112A (en) * | 1993-02-05 | 1996-02-06 | Micron Technology, Inc. | Multi-port memory device with multiple sets of columns |
JPH06251166A (ja) * | 1993-02-25 | 1994-09-09 | Toshiba Corp | 画像処理装置 |
US5623698A (en) * | 1993-04-30 | 1997-04-22 | Cray Research, Inc. | Memory interconnect network having separate routing networks for inputs and outputs using switches with FIFO queues and message steering bits |
US5732041A (en) * | 1993-08-19 | 1998-03-24 | Mmc Networks, Inc. | Memory interface unit, shared memory switch system and associated method |
US5442747A (en) * | 1993-09-27 | 1995-08-15 | Auravision Corporation | Flexible multiport multiformat burst buffer |
US5457654A (en) * | 1994-07-26 | 1995-10-10 | Micron Technology, Inc. | Memory circuit for pre-loading a serial pipeline |
US5875470A (en) * | 1995-09-28 | 1999-02-23 | International Business Machines Corporation | Multi-port multiple-simultaneous-access DRAM chip |
US5835941A (en) * | 1995-11-17 | 1998-11-10 | Micron Technology Inc. | Internally cached static random access memory architecture |
US5799209A (en) * | 1995-12-29 | 1998-08-25 | Chatter; Mukesh | Multi-port internally cached DRAM system utilizing independent serial interfaces and buffers arbitratively connected under a dynamic configuration |
US5918074A (en) * | 1997-07-25 | 1999-06-29 | Neonet Llc | System architecture for and method of dual path data processing and management of packets and/or cells and the like |
-
1998
- 1998-03-27 US US09/049,567 patent/US6138219A/en not_active Expired - Fee Related
-
1999
- 1999-03-22 CA CA002323930A patent/CA2323930A1/fr not_active Abandoned
- 1999-03-22 WO PCT/IB1999/000482 patent/WO1999051000A1/fr not_active Application Discontinuation
- 1999-03-22 JP JP2000541803A patent/JP2002510813A/ja active Pending
- 1999-03-22 IL IL13855899A patent/IL138558A0/xx unknown
- 1999-03-22 AU AU32703/99A patent/AU748504B2/en not_active Ceased
- 1999-03-22 EP EP99941293A patent/EP1070408A1/fr not_active Withdrawn
- 1999-03-22 CN CN99805498.4A patent/CN1298593A/zh active Pending
- 1999-07-14 TW TW088104830A patent/TW435028B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW435028B (en) | 2001-05-16 |
CA2323930A1 (fr) | 1999-10-07 |
JP2002510813A (ja) | 2002-04-09 |
US6138219A (en) | 2000-10-24 |
CN1298593A (zh) | 2001-06-06 |
WO1999051000A1 (fr) | 1999-10-07 |
AU3270399A (en) | 1999-10-18 |
AU748504B2 (en) | 2002-06-06 |
EP1070408A1 (fr) | 2001-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2364224B (en) | Communications system in a well | |
GB2337429B (en) | Telecommunications system | |
IL125571A0 (en) | A packet-switched-network telephone system | |
GB9928416D0 (en) | A telecommunications system | |
ZA200006122B (en) | Random access in a mobile telecommunications system. | |
IL138558A0 (en) | Ampic dram system in a telecommunication switch | |
GB2318694B (en) | A switch structure | |
GB2338370B (en) | Telecommunications system | |
GB2318922B (en) | A switch structure | |
GB2318921B (en) | A switch structure | |
GB9817411D0 (en) | Telecommunications system | |
GB2337278B (en) | A retaining system | |
GB2331412B (en) | A substation | |
GB2343582B (en) | Telecommunications system | |
GB2345225B (en) | A telephone | |
AU1147199A (en) | Access node in a telecommunication system | |
GB2334407B (en) | Telecommunications system | |
GB2313517B (en) | A telecommunication system | |
AU5985899A (en) | Signalling in a telecommunications system | |
GB9911968D0 (en) | A telephone | |
GB9820492D0 (en) | A telephone | |
GB2338463B (en) | A storage arrangement | |
IL116705A0 (en) | A network switch | |
GB9808723D0 (en) | A mobile telecommunications system | |
GB9808725D0 (en) | A mobile telecommunications system |