IES941003A2 - Computer system - Google Patents

Computer system

Info

Publication number
IES941003A2
IES941003A2 IES941003A IES941003A2 IE S941003 A2 IES941003 A2 IE S941003A2 IE S941003 A IES941003 A IE S941003A IE S941003 A2 IES941003 A2 IE S941003A2
Authority
IE
Ireland
Prior art keywords
bus
data
addresses
buffer storage
storage means
Prior art date
Application number
Inventor
Aedan Coffey
Bryan Campbell
Ian Gallivan
Patrick Sheehan
Original Assignee
Toucan Research Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toucan Research Limited filed Critical Toucan Research Limited
Priority to IES941003 priority Critical patent/IES63641B2/en
Publication of IES941003A2 publication Critical patent/IES941003A2/en
Publication of IES63641B2 publication Critical patent/IES63641B2/en

Links

Landscapes

  • Bus Control (AREA)

Abstract

A bus coupler (socket) coupling a peripheral to a bus comprises bus data path means 15 for passing data and addresses between the device and the bus, and buffer storage means 16 for storing data and addresses as they pass between the device and the bus. The bus data path means includes a data register 26 and an address register 28, and the bus data path means and the buffer storage means are both controlled by state machines 17, 19. The socket responds to a failure in the process of passing addresses and data from the device to the bus by re-establishing the process and re-sending any lost data and its associated address information from the buffer storage means. Data presented to and accepted by the back port is thus guaranteed to be delivered to or from the target device. The peripheral is notified of Retry and Disconnect conditions, but need take no action in response.
IES941003 1994-12-22 1994-12-22 Computer system IES63641B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IES941003 IES63641B2 (en) 1994-12-22 1994-12-22 Computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IES941003 IES63641B2 (en) 1994-12-22 1994-12-22 Computer system

Publications (2)

Publication Number Publication Date
IES941003A2 true IES941003A2 (en) 1995-05-31
IES63641B2 IES63641B2 (en) 1995-05-31

Family

ID=11040611

Family Applications (1)

Application Number Title Priority Date Filing Date
IES941003 IES63641B2 (en) 1994-12-22 1994-12-22 Computer system

Country Status (1)

Country Link
IE (1) IES63641B2 (en)

Also Published As

Publication number Publication date
IES63641B2 (en) 1995-05-31

Similar Documents

Publication Publication Date Title
WO2005050462A3 (en) Protective bus interface and method
KR930016886A (en) Computer system and data storage method
CA2080210A1 (en) Bidirectional data storage facility for bus interface unit
EP0300166A3 (en) Cache memory having a resiliency in processing a variety of address faults
JPS5890255A (en) Parallel access memory
CA2280172A1 (en) Non-uniform memory access (numa) data processing system that holds and reissues requests at a target processing node in response to a retry
CA2100094A1 (en) Memory control circuit for use with a copy back cache system
KR970071311A (en) Data processing system and bus interconnection method
IES941003A2 (en) Computer system
CA2163850A1 (en) Bus Arbitration Between an Input/Output Device and a Processing Device Including a First-In First-Out Type Write-In Buffer
MY111292A (en) Data bus.
KR960032191A (en) Protocols and systems
TW326512B (en) Pre-charging output peripheral for direct memory access operation
WO1997034237A3 (en) Split transaction snooping bus and method of arbitration
ES2038928A2 (en) Access processing system in information processor
JPS583246B2 (en) data processing system
JPS60502073A (en) Circuit device that combines one-chip microprocessor
JP3097083B2 (en) Data processing device
KR100290092B1 (en) Device for interfacing input/output bus for processing defer reply signal
GB2248128A (en) A single board computer
JPS6120167A (en) Data storage device
JPH03175851A (en) Communication controller
JPS56129964A (en) Duplicate file control system
KR930022215A (en) Broadcast demap to deallocate memory pages of multiprocessor computer systems
JP3458383B2 (en) Bus connection method

Legal Events

Date Code Title Description
MK9A Patent expired