IE911333A1 - Switching stage - Google Patents

Switching stage

Info

Publication number
IE911333A1
IE911333A1 IE133391A IE133391A IE911333A1 IE 911333 A1 IE911333 A1 IE 911333A1 IE 133391 A IE133391 A IE 133391A IE 133391 A IE133391 A IE 133391A IE 911333 A1 IE911333 A1 IE 911333A1
Authority
IE
Ireland
Prior art keywords
voltage
signal level
switching stage
switching
cmos
Prior art date
Application number
IE133391A
Other languages
English (en)
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of IE911333A1 publication Critical patent/IE911333A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0021—Modifications of threshold
    • H03K19/0027—Modifications of threshold in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H03K19/01812—Interface arrangements with at least one differential stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
IE133391A 1990-04-23 1991-04-22 Switching stage IE911333A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19904012914 DE4012914A1 (de) 1990-04-23 1990-04-23 Cmos-schaltstufe

Publications (1)

Publication Number Publication Date
IE911333A1 true IE911333A1 (en) 1991-10-23

Family

ID=6404912

Family Applications (1)

Application Number Title Priority Date Filing Date
IE133391A IE911333A1 (en) 1990-04-23 1991-04-22 Switching stage

Country Status (4)

Country Link
EP (1) EP0453651A1 (enrdf_load_stackoverflow)
JP (1) JPH07122991A (enrdf_load_stackoverflow)
DE (1) DE4012914A1 (enrdf_load_stackoverflow)
IE (1) IE911333A1 (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4324519C2 (de) * 1992-11-12 1994-12-08 Hewlett Packard Co NCMOS - eine Hochleistungslogikschaltung
DE4344246C2 (de) * 1993-12-23 1998-01-29 Siemens Ag Störarme CMOS-Logikfamilie für gemischt analog-digitale Anwendungen
GB2341246A (en) 1998-09-03 2000-03-08 Ericsson Telefon Ab L M Differential level shifting circuit
GB2547730B (en) * 2016-02-26 2018-08-01 Cirrus Logic Int Semiconductor Ltd Clamping audio signal paths

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4471242A (en) * 1981-12-21 1984-09-11 Motorola, Inc. TTL to CMOS Input buffer
DE3300869A1 (de) * 1982-01-26 1983-08-04 Deutsche Itt Industries Gmbh, 7800 Freiburg Logischer cmos-schaltkreis
US4453095A (en) * 1982-07-16 1984-06-05 Motorola Inc. ECL MOS Buffer circuits
JPH0282713A (ja) * 1988-09-19 1990-03-23 Fujitsu Ltd スイッチング補助回路

Also Published As

Publication number Publication date
DE4012914C2 (enrdf_load_stackoverflow) 1992-09-24
EP0453651A1 (de) 1991-10-30
JPH07122991A (ja) 1995-05-12
DE4012914A1 (de) 1991-10-24

Similar Documents

Publication Publication Date Title
JP3079515B2 (ja) ゲ−トアレイ装置及び入力回路及び出力回路及び降圧回路
US4853560A (en) Logic circuit and semiconductor integrated circuit device capable of operating by different power supplies
US5012137A (en) ECL-CMOS converter
JPH07118642B2 (ja) レベル変換回路
US4453121A (en) Reference voltage generator
US4518876A (en) TTL-ECL Input translation with AND/NAND function
JPH0436606B2 (enrdf_load_stackoverflow)
IE903199A1 (en) Signal level converter
US4897565A (en) Logic circuit using Schottky barrier FETs
US4845388A (en) TTL-CMOS input buffer
US5202594A (en) Low power level converter
US4267501A (en) NMOS Voltage reference generator
US4356409A (en) Level conversion circuit
US5315179A (en) BICMOS level converter circuit
IE911333A1 (en) Switching stage
US6323683B1 (en) Low distortion logic level translator
US4977339A (en) Semiconductor integrated circuit having a MOS transistor with a threshold level to enable a level conversion
US5107144A (en) Integrated circuit having field effect transistors
JPH04212518A (ja) 信号レベル変換器
US5469047A (en) Transistor circuit
US5945843A (en) Semiconductor integrated circuit
US5172015A (en) Integratable transistor circuit for outputting logical levels
JP2795046B2 (ja) 出力バッファ回路
US5361004A (en) TTL-CMOS output stage for an integrated circuit
US5945842A (en) Output circuit for conversion from CMOS circuit level to ECL circuit level