HUP0400049A2 - Változtatható méretű (skálázható) processzor - Google Patents

Változtatható méretű (skálázható) processzor

Info

Publication number
HUP0400049A2
HUP0400049A2 HU0400049A HUP0400049A HUP0400049A2 HU P0400049 A2 HUP0400049 A2 HU P0400049A2 HU 0400049 A HU0400049 A HU 0400049A HU P0400049 A HUP0400049 A HU P0400049A HU P0400049 A2 HUP0400049 A2 HU P0400049A2
Authority
HU
Hungary
Prior art keywords
issuance
execution
memory instructions
avoid read
write hazards
Prior art date
Application number
HU0400049A
Other languages
English (en)
Inventor
Gianfranco Bilardi
Kattamuri Ekanadham
Pratap Chandra Pattnaik
Original Assignee
International Business Machines Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp. filed Critical International Business Machines Corp.
Publication of HUP0400049A2 publication Critical patent/HUP0400049A2/hu
Publication of HUP0400049A3 publication Critical patent/HUP0400049A3/hu

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Complex Calculations (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
HU0400049A 2001-05-11 2001-12-21 Issuance and execution of memory instructions to avoid read-after-write hazards HUP0400049A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/854,243 US6978360B2 (en) 2001-05-11 2001-05-11 Scalable processor
PCT/US2001/049282 WO2002093362A1 (en) 2001-05-11 2001-12-21 Issuance and execution of memory instructions to avoid read-after-write hazards

Publications (2)

Publication Number Publication Date
HUP0400049A2 true HUP0400049A2 (hu) 2004-04-28
HUP0400049A3 HUP0400049A3 (en) 2004-07-28

Family

ID=25318133

Family Applications (1)

Application Number Title Priority Date Filing Date
HU0400049A HUP0400049A3 (en) 2001-05-11 2001-12-21 Issuance and execution of memory instructions to avoid read-after-write hazards

Country Status (10)

Country Link
US (1) US6978360B2 (hu)
EP (1) EP1388053A4 (hu)
JP (1) JP3752224B2 (hu)
CN (2) CN100489770C (hu)
CA (1) CA2447425C (hu)
CZ (1) CZ20032948A3 (hu)
HU (1) HUP0400049A3 (hu)
PL (1) PL364643A1 (hu)
TW (1) TW567435B (hu)
WO (1) WO2002093362A1 (hu)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4434534B2 (ja) * 2001-09-27 2010-03-17 株式会社東芝 プロセッサ・システム
US7730282B2 (en) 2004-08-11 2010-06-01 International Business Machines Corporation Method and apparatus for avoiding data dependency hazards in a microprocessor pipeline architecture using a multi-bit age vector
US7603544B2 (en) 2004-12-23 2009-10-13 Intel Corporation Dynamic allocation of a buffer across multiple clients in multi-threaded processor without performing a complete flush of data associated with allocation
US8271765B2 (en) * 2009-04-08 2012-09-18 International Business Machines Corporation Managing instructions for more efficient load/store unit usage
CN101853150B (zh) * 2009-05-29 2013-05-22 威盛电子股份有限公司 非循序执行的微处理器及其操作方法
CN102789439B (zh) * 2012-06-16 2016-02-10 北京忆恒创源科技有限公司 控制数据传输过程中的中断的方法与存储设备
US9026720B2 (en) 2013-02-07 2015-05-05 Apple Inc. Non-volatile memory monitoring
US10489158B2 (en) * 2014-09-26 2019-11-26 Intel Corporation Processors, methods, systems, and instructions to selectively fence only persistent storage of given data relative to subsequent stores
GB2549239A (en) * 2014-11-13 2017-10-18 Advanced Risc Mach Ltd Context sensitive barriers in data processing
US10095637B2 (en) * 2016-09-15 2018-10-09 Advanced Micro Devices, Inc. Speculative retirement of post-lock instructions
US11048633B2 (en) * 2016-09-27 2021-06-29 Spin Memory, Inc. Determining an inactive memory bank during an idle memory cycle to prevent error cache overflow
US11151042B2 (en) 2016-09-27 2021-10-19 Integrated Silicon Solution, (Cayman) Inc. Error cache segmentation for power reduction
US11119910B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
US11119936B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Error cache system with coarse and fine segments for power optimization
US11386010B2 (en) 2016-09-27 2022-07-12 Integrated Silicon Solution, (Cayman) Inc. Circuit engine for managing memory meta-stability
US11074075B2 (en) * 2017-02-24 2021-07-27 Advanced Micro Devices, Inc. Wait instruction for preventing execution of one or more instructions until a load counter or store counter reaches a specified value
US11132145B2 (en) * 2018-03-14 2021-09-28 Apple Inc. Techniques for reducing write amplification on solid state storage devices (SSDs)
CN110209597B (zh) 2019-05-24 2021-10-15 北京百度网讯科技有限公司 处理访问请求的方法、装置、设备和存储介质
WO2021072370A1 (en) * 2019-10-10 2021-04-15 Spin Memory, Inc. Error cache system with coarse and fine segments for power optimization
US11720360B2 (en) * 2020-09-11 2023-08-08 Apple Inc. DSB operation with excluded region
US11868287B2 (en) * 2020-12-17 2024-01-09 Micron Technology, Inc. Just-in-time (JIT) scheduler for memory subsystems
WO2023235003A1 (en) * 2022-06-02 2023-12-07 Micron Technology, Inc. Command fencing for memory-based communication queues

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4646237A (en) 1983-12-05 1987-02-24 Ncr Corporation Data handling system for handling data transfers between a cache memory and a main memory
JPH0776917B2 (ja) * 1984-12-29 1995-08-16 ソニー株式会社 マイクロコンピユ−タ
US6006325A (en) * 1996-12-19 1999-12-21 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for instruction and data serialization in a computer processor
US6092158A (en) * 1997-06-13 2000-07-18 Intel Corporation Method and apparatus for arbitrating between command streams
US6108737A (en) 1997-10-24 2000-08-22 Compaq Computer Corporation Method and apparatus for reducing latency of inter-reference ordering in a multiprocessor system
US6163821A (en) * 1998-12-18 2000-12-19 Compaq Computer Corporation Method and apparatus for balancing load vs. store access to a primary data cache
US6647489B1 (en) * 2000-06-08 2003-11-11 Ip-First, Llc Compare branch instruction pairing within a single integer pipeline
US6671747B1 (en) * 2000-08-03 2003-12-30 Apple Computer, Inc. System, apparatus, method, and computer program for execution-order preserving uncached write combine operation

Also Published As

Publication number Publication date
CA2447425A1 (en) 2002-11-21
PL364643A1 (en) 2004-12-13
CN100385389C (zh) 2008-04-30
CA2447425C (en) 2008-09-09
CN1507587A (zh) 2004-06-23
EP1388053A1 (en) 2004-02-11
JP3752224B2 (ja) 2006-03-08
US20020169947A1 (en) 2002-11-14
WO2002093362A1 (en) 2002-11-21
TW567435B (en) 2003-12-21
EP1388053A4 (en) 2008-04-16
CZ20032948A3 (cs) 2004-01-14
CN1855033A (zh) 2006-11-01
CN100489770C (zh) 2009-05-20
US6978360B2 (en) 2005-12-20
HUP0400049A3 (en) 2004-07-28
JP2004527054A (ja) 2004-09-02

Similar Documents

Publication Publication Date Title
HUP0400049A3 (en) Issuance and execution of memory instructions to avoid read-after-write hazards
NO20030725D0 (no) Terapeutisk kombinasjon av CETP-inhibitor og atorvastatin
HUP0201463A3 (en) Cyclooxygenase-2 inhibitor compositions having rapid onset of therapeutic effect and their use
HUP0203289A3 (en) Benzamides and related inhibitors of factor xa
AU6118001A (en) Combination therapeutic compositions and methods of use
GB0013378D0 (en) Use of therapeutic benzamide derivatives
HK1076037A1 (en) Use of collagenase to facilitate guide wire crossing in total arterial occlusions
AU4976001A (en) Mucin-1 specific binding members and methods of use thereof
IL149251A0 (en) Diagnosis and treatment of cardiovascular conditions
AU2002327055A8 (en) Topical compositions and methods of application
AU2002346548A8 (en) Regioisomerically pure oxochlorins and methods of synthesis
HUP0204341A3 (en) Novel root-preferred promoter elements and methods of use
AU2002305396A8 (en) Use of dihydropyrazoles to increase erythropoietin and vasculari zation
EP1373285A4 (en) SYNTHESIS AND USE OF GLYCODENDRIMER REAGENTS
IL150479A0 (en) Treatment of psoriasis
AU2002239656A1 (en) Issuance and execution of memory instructions to avoid read-after-write hazards
EP1317271A4 (en) THERAPEUTIC AND COSMETIC USES OF HEPARANASES
IL161608A0 (en) Synthesis of 2-aralkoxyadenosines and 2-alkoxyadenosines
GB2358859B (en) Synthesis of isosorbide-5-mononitrate and substituted analogues thereof
GB0112050D0 (en) Bar end boot and method of manufacture
PT102572B (pt) Sintese e aplicacao de porfirinas em formulacoes aintivirais
TW491502U (en) Structure improvement of computer case
GB0027294D0 (en) Processors and methods of operating processors
TW437803U (en) Improved structure of space truss
AU1484302A (en) Improved endosulfan formulation and methods of use thereof

Legal Events

Date Code Title Description
FD9A Lapse of provisional protection due to non-payment of fees