HU177434B - Method and arrangement to transfer the data signal groups to two parallel operating data processing units - Google Patents

Method and arrangement to transfer the data signal groups to two parallel operating data processing units Download PDF

Info

Publication number
HU177434B
HU177434B HU77EI773A HUEI000773A HU177434B HU 177434 B HU177434 B HU 177434B HU 77EI773 A HU77EI773 A HU 77EI773A HU EI000773 A HUEI000773 A HU EI000773A HU 177434 B HU177434 B HU 177434B
Authority
HU
Hungary
Prior art keywords
data
output
data processing
execution
input
Prior art date
Application number
HU77EI773A
Other languages
English (en)
Hungarian (hu)
Inventor
Erik L Berg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of HU177434B publication Critical patent/HU177434B/hu

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • G06F11/1641Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1675Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1691Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Advance Control (AREA)
HU77EI773A 1976-12-17 1977-12-09 Method and arrangement to transfer the data signal groups to two parallel operating data processing units HU177434B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7614222A SE397013B (sv) 1976-12-17 1976-12-17 Sett och anordning for att overfora datainformationer till tva parallellt arbetande datamaskindelar

Publications (1)

Publication Number Publication Date
HU177434B true HU177434B (en) 1981-10-28

Family

ID=20329777

Family Applications (1)

Application Number Title Priority Date Filing Date
HU77EI773A HU177434B (en) 1976-12-17 1977-12-09 Method and arrangement to transfer the data signal groups to two parallel operating data processing units

Country Status (14)

Country Link
US (1) US4196470A (Direct)
AU (1) AU515012B2 (Direct)
BR (1) BR7708274A (Direct)
CA (1) CA1087747A (Direct)
ES (1) ES465171A1 (Direct)
FR (1) FR2374693A1 (Direct)
GB (1) GB1565320A (Direct)
HU (1) HU177434B (Direct)
IT (1) IT1089170B (Direct)
MX (1) MX143306A (Direct)
NL (1) NL7713910A (Direct)
SE (1) SE397013B (Direct)
SU (1) SU733525A3 (Direct)
YU (1) YU298177A (Direct)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399504A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Method and means for the sharing of data resources in a multiprocessing, multiprogramming environment
DE3235762A1 (de) * 1982-09-28 1984-03-29 Fried. Krupp Gmbh, 4300 Essen Verfahren und vorrichtung zur synchronisation von datenverarbeitungsanlagen
US4541094A (en) * 1983-03-21 1985-09-10 Sequoia Systems, Inc. Self-checking computer circuitry
EP0164414A4 (en) * 1983-12-12 1986-06-05 Parallel Computers Inc COMPUTER PROCESSOR CONTROLLER.
AU568977B2 (en) * 1985-05-10 1988-01-14 Tandem Computers Inc. Dual processor error detection system
US4703421A (en) * 1986-01-03 1987-10-27 Gte Communication Systems Corporation Ready line synchronization circuit for use in a duplicated computer system
US5185877A (en) * 1987-09-04 1993-02-09 Digital Equipment Corporation Protocol for transfer of DMA data
EP0306211A3 (en) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronized twin computer system
US5163138A (en) * 1989-08-01 1992-11-10 Digital Equipment Corporation Protocol for read write transfers via switching logic by transmitting and retransmitting an address
US5068780A (en) * 1989-08-01 1991-11-26 Digital Equipment Corporation Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones
US5153881A (en) * 1989-08-01 1992-10-06 Digital Equipment Corporation Method of handling errors in software
US5251227A (en) * 1989-08-01 1993-10-05 Digital Equipment Corporation Targeted resets in a data processor including a trace memory to store transactions
US5175847A (en) * 1990-09-20 1992-12-29 Logicon Incorporated Computer system capable of program execution recovery
US6247144B1 (en) * 1991-01-31 2001-06-12 Compaq Computer Corporation Method and apparatus for comparing real time operation of object code compatible processors
US6327668B1 (en) * 1998-06-30 2001-12-04 Sun Microsystems, Inc. Determinism in a multiprocessor computer system and monitor and processor therefor
GB2340627B (en) 1998-08-13 2000-10-04 Plessey Telecomm Data processing system
DE19948099A1 (de) * 1999-10-06 2001-04-19 Infineon Technologies Ag Prozessorsystem, insbesondere ein Prozessorsystem für Kommunikationseinrichtungen
US7287184B2 (en) * 2003-09-16 2007-10-23 Rockwell Automation Technologies, Inc. High speed synchronization in dual-processor safety controller
US8732247B2 (en) * 2009-09-28 2014-05-20 Bjorn Michael Dittmer-Roche System and method of simultaneous collaboration

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303474A (en) * 1963-01-17 1967-02-07 Rca Corp Duplexing system for controlling online and standby conditions of two computers
US3252149A (en) * 1963-03-28 1966-05-17 Digitronics Corp Data processing system
US3864670A (en) * 1970-09-30 1975-02-04 Yokogawa Electric Works Ltd Dual computer system with signal exchange system
US3898621A (en) * 1973-04-06 1975-08-05 Gte Automatic Electric Lab Inc Data processor system diagnostic arrangement
US3909795A (en) * 1973-08-31 1975-09-30 Gte Automatic Electric Lab Inc Program timing circuitry for central data processor of digital communications system
US3913074A (en) * 1973-12-18 1975-10-14 Honeywell Inf Systems Search processing apparatus
US3931505A (en) * 1974-03-13 1976-01-06 Bell Telephone Laboratories, Incorporated Program controlled data processor
US4020459A (en) * 1975-10-28 1977-04-26 Bell Telephone Laboratories, Incorporated Parity generation and bus matching arrangement for synchronized duplicated data processing units
US4021784A (en) * 1976-03-12 1977-05-03 Sperry Rand Corporation Clock synchronization system

Also Published As

Publication number Publication date
BR7708274A (pt) 1978-08-08
IT1089170B (it) 1985-06-18
CA1087747A (en) 1980-10-14
GB1565320A (en) 1980-04-16
SE397013B (sv) 1977-10-10
FR2374693A1 (fr) 1978-07-13
YU298177A (en) 1982-10-31
AU3130077A (en) 1979-06-14
AU515012B2 (en) 1981-03-12
ES465171A1 (es) 1978-10-01
SU733525A3 (ru) 1980-05-05
MX143306A (es) 1981-04-13
US4196470A (en) 1980-04-01
NL7713910A (nl) 1978-06-20
FR2374693B1 (Direct) 1985-02-22

Similar Documents

Publication Publication Date Title
HU177434B (en) Method and arrangement to transfer the data signal groups to two parallel operating data processing units
JP3565600B2 (ja) データ通信装置およびデータ通信方法
US2737342A (en) Rotary magnetic data storage system
US6021457A (en) Method and an apparatus for minimizing perturbation while monitoring parallel applications
US3051929A (en) Digital data converter
US20140146931A1 (en) Synchronization control apparatus, arithmetic processing device, parallel computer system, and control method of synchronization control apparatus
US12135580B2 (en) Asynchronous ASIC
US3130387A (en) Buffer system for transferring data between two asynchronous data stores
US3150324A (en) Interleaved delay line with recirculating loops for permitting continuous storage and desired delay time
CA1113575A (en) Check circuit for synchronized clocks
EP0379279A2 (en) Data transmission synchroniser
US4034352A (en) Phase control of clock and sync pulser
US2932010A (en) Data storage system
US4058682A (en) Expandable memory for PCM signal transmission
US3753241A (en) Shift register having internal buffer
US3144550A (en) Program-control unit comprising an index register
US2895671A (en) Electronic digital computing machines
US3594733A (en) Digital pulse stretcher
US4023145A (en) Time division multiplex signal processor
US2796464A (en) Electrical pulse signalling systems
SU1295410A1 (ru) Процессор дл мультипроцессорной системы
US3424859A (en) Automatic distribution central
US6552590B2 (en) Clocking scheme for ASIC
US6128356A (en) CMOS circuit composed of CMOS circuit blocks arranged in bit-parallel data paths
SU1571594A1 (ru) Устройство дл обмена информацией в мультипроцессорной вычислительной системе