CA1087747A - Method and arrangement for transfer of data information to two parallelly working computer parts - Google Patents

Method and arrangement for transfer of data information to two parallelly working computer parts

Info

Publication number
CA1087747A
CA1087747A CA293,201A CA293201A CA1087747A CA 1087747 A CA1087747 A CA 1087747A CA 293201 A CA293201 A CA 293201A CA 1087747 A CA1087747 A CA 1087747A
Authority
CA
Canada
Prior art keywords
transfer
information
data information
instruction
counting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA293,201A
Other languages
English (en)
French (fr)
Inventor
Erik L. Berg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Application granted granted Critical
Publication of CA1087747A publication Critical patent/CA1087747A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1691—Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Advance Control (AREA)
CA293,201A 1976-12-17 1977-12-16 Method and arrangement for transfer of data information to two parallelly working computer parts Expired CA1087747A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE76.14222-3 1976-12-17
SE7614222A SE397013B (sv) 1976-12-17 1976-12-17 Sett och anordning for att overfora datainformationer till tva parallellt arbetande datamaskindelar

Publications (1)

Publication Number Publication Date
CA1087747A true CA1087747A (en) 1980-10-14

Family

ID=20329777

Family Applications (1)

Application Number Title Priority Date Filing Date
CA293,201A Expired CA1087747A (en) 1976-12-17 1977-12-16 Method and arrangement for transfer of data information to two parallelly working computer parts

Country Status (14)

Country Link
US (1) US4196470A (Direct)
AU (1) AU515012B2 (Direct)
BR (1) BR7708274A (Direct)
CA (1) CA1087747A (Direct)
ES (1) ES465171A1 (Direct)
FR (1) FR2374693A1 (Direct)
GB (1) GB1565320A (Direct)
HU (1) HU177434B (Direct)
IT (1) IT1089170B (Direct)
MX (1) MX143306A (Direct)
NL (1) NL7713910A (Direct)
SE (1) SE397013B (Direct)
SU (1) SU733525A3 (Direct)
YU (1) YU298177A (Direct)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399504A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Method and means for the sharing of data resources in a multiprocessing, multiprogramming environment
DE3235762A1 (de) * 1982-09-28 1984-03-29 Fried. Krupp Gmbh, 4300 Essen Verfahren und vorrichtung zur synchronisation von datenverarbeitungsanlagen
US4541094A (en) * 1983-03-21 1985-09-10 Sequoia Systems, Inc. Self-checking computer circuitry
EP0164414A4 (en) * 1983-12-12 1986-06-05 Parallel Computers Inc COMPUTER PROCESSOR CONTROLLER.
AU568977B2 (en) * 1985-05-10 1988-01-14 Tandem Computers Inc. Dual processor error detection system
US4703421A (en) * 1986-01-03 1987-10-27 Gte Communication Systems Corporation Ready line synchronization circuit for use in a duplicated computer system
US5185877A (en) * 1987-09-04 1993-02-09 Digital Equipment Corporation Protocol for transfer of DMA data
EP0306211A3 (en) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronized twin computer system
US5163138A (en) * 1989-08-01 1992-11-10 Digital Equipment Corporation Protocol for read write transfers via switching logic by transmitting and retransmitting an address
US5068780A (en) * 1989-08-01 1991-11-26 Digital Equipment Corporation Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones
US5153881A (en) * 1989-08-01 1992-10-06 Digital Equipment Corporation Method of handling errors in software
US5251227A (en) * 1989-08-01 1993-10-05 Digital Equipment Corporation Targeted resets in a data processor including a trace memory to store transactions
US5175847A (en) * 1990-09-20 1992-12-29 Logicon Incorporated Computer system capable of program execution recovery
US6247144B1 (en) * 1991-01-31 2001-06-12 Compaq Computer Corporation Method and apparatus for comparing real time operation of object code compatible processors
US6327668B1 (en) * 1998-06-30 2001-12-04 Sun Microsystems, Inc. Determinism in a multiprocessor computer system and monitor and processor therefor
GB2340627B (en) 1998-08-13 2000-10-04 Plessey Telecomm Data processing system
DE19948099A1 (de) * 1999-10-06 2001-04-19 Infineon Technologies Ag Prozessorsystem, insbesondere ein Prozessorsystem für Kommunikationseinrichtungen
US7287184B2 (en) * 2003-09-16 2007-10-23 Rockwell Automation Technologies, Inc. High speed synchronization in dual-processor safety controller
US8732247B2 (en) * 2009-09-28 2014-05-20 Bjorn Michael Dittmer-Roche System and method of simultaneous collaboration

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303474A (en) * 1963-01-17 1967-02-07 Rca Corp Duplexing system for controlling online and standby conditions of two computers
US3252149A (en) * 1963-03-28 1966-05-17 Digitronics Corp Data processing system
US3864670A (en) * 1970-09-30 1975-02-04 Yokogawa Electric Works Ltd Dual computer system with signal exchange system
US3898621A (en) * 1973-04-06 1975-08-05 Gte Automatic Electric Lab Inc Data processor system diagnostic arrangement
US3909795A (en) * 1973-08-31 1975-09-30 Gte Automatic Electric Lab Inc Program timing circuitry for central data processor of digital communications system
US3913074A (en) * 1973-12-18 1975-10-14 Honeywell Inf Systems Search processing apparatus
US3931505A (en) * 1974-03-13 1976-01-06 Bell Telephone Laboratories, Incorporated Program controlled data processor
US4020459A (en) * 1975-10-28 1977-04-26 Bell Telephone Laboratories, Incorporated Parity generation and bus matching arrangement for synchronized duplicated data processing units
US4021784A (en) * 1976-03-12 1977-05-03 Sperry Rand Corporation Clock synchronization system

Also Published As

Publication number Publication date
BR7708274A (pt) 1978-08-08
IT1089170B (it) 1985-06-18
GB1565320A (en) 1980-04-16
SE397013B (sv) 1977-10-10
FR2374693A1 (fr) 1978-07-13
YU298177A (en) 1982-10-31
AU3130077A (en) 1979-06-14
HU177434B (en) 1981-10-28
AU515012B2 (en) 1981-03-12
ES465171A1 (es) 1978-10-01
SU733525A3 (ru) 1980-05-05
MX143306A (es) 1981-04-13
US4196470A (en) 1980-04-01
NL7713910A (nl) 1978-06-20
FR2374693B1 (Direct) 1985-02-22

Similar Documents

Publication Publication Date Title
CA1087747A (en) Method and arrangement for transfer of data information to two parallelly working computer parts
US4497059A (en) Multi-channel redundant processing systems
US5233615A (en) Interrupt driven, separately clocked, fault tolerant processor synchronization
US4419739A (en) Decentralized generation of synchronized clock control signals having dynamically selectable periods
CA1325286C (en) Method and apparatus for interfacing a system control unit for a multi-processor system with input/output units
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
US5247628A (en) Parallel processor instruction dispatch apparatus with interrupt handler
US5987243A (en) Hardware and software co-simulator and its method
EP0454671B1 (en) Computer look-ahead instruction issue control
EP0272705B1 (en) Loosely coupled pipeline processor
US4541045A (en) Microprocessor architecture employing efficient operand and instruction addressing
EP0296617B1 (en) Apparatus for Dynamically Switching the Clock Source of a Data Processing System
US5537582A (en) Bus interface circuitry for synchronizing central processors running at multiple clock frequencies to other computer system circuitry
US4949249A (en) Clock skew avoidance technique for pipeline processors
US4385365A (en) Data shunting and recovering device
EP0354585B1 (en) Instruction pipeline microprocessor
US5592685A (en) Synchronous/asynchronous partitioning of an asynchronous bus interface
US4152763A (en) Control system for central processing unit with plural execution units
EP0753810B1 (en) Computer instruction execution method and apparatus
EP0337993B1 (en) Parallel processing state alignment
US4736336A (en) Asynchronous demand selector with multi-tape delay line
KR910001054B1 (ko) 다수의 제어저장장치를 갖추어 마이크로프로그램화된 데이터처리시스템의 데이터처리방법 및 그 장치
AU615438B2 (en) Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units
US5317700A (en) Program history for pipelined processor including temporary storage queues for storing branch addresses
US3488478A (en) Gating circuit for hybrid computer apparatus

Legal Events

Date Code Title Description
MKEX Expiry