HK50096A - Method for the recognition of the wanted signal and circuit for carrying out the method - Google Patents
Method for the recognition of the wanted signal and circuit for carrying out the methodInfo
- Publication number
- HK50096A HK50096A HK50096A HK50096A HK50096A HK 50096 A HK50096 A HK 50096A HK 50096 A HK50096 A HK 50096A HK 50096 A HK50096 A HK 50096A HK 50096 A HK50096 A HK 50096A
- Authority
- HK
- Hong Kong
- Prior art keywords
- circuit
- wanted signal
- recognition
- carrying
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M5/00—Conversion of the form of the representation of individual digits
- H03M5/02—Conversion to or from representation by pulses
- H03M5/04—Conversion to or from representation by pulses the pulses having two levels
- H03M5/14—Code representation, e.g. transition, for a given bit cell depending on the information in one or more adjacent bit cells, e.g. delay modulation code, double density code
- H03M5/145—Conversion to or from block codes or representations thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Radar Systems Or Details Thereof (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)
- Manipulation Of Pulses (AREA)
- Details Of Television Scanning (AREA)
Abstract
The aim of the invention is to obtain, using digital circuit means, from a binary signal a control quantity (G) which indicates whether the binary signal contains a wanted signal or merely an interference signal. In a first stage (24), the run length is checked and, in a second stage (25, 26), the distance between the run length overruns is monitored. The circuit is of particular use in detecting the beginning of the wanted signal in a digital recorder.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3928676A DE3928676A1 (en) | 1989-08-30 | 1989-08-30 | CIRCUIT FOR DETECTING A USE SIGNAL IN A BINARY SIGNAL |
PCT/EP1990/001390 WO1991003879A1 (en) | 1989-08-30 | 1990-08-22 | Circuit for the recognition of the wanted signal in a binary signal |
Publications (1)
Publication Number | Publication Date |
---|---|
HK50096A true HK50096A (en) | 1996-03-29 |
Family
ID=6388180
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
HK50096A HK50096A (en) | 1989-08-30 | 1996-03-21 | Method for the recognition of the wanted signal and circuit for carrying out the method |
Country Status (9)
Country | Link |
---|---|
EP (1) | EP0489785B1 (en) |
JP (1) | JP2911599B2 (en) |
KR (1) | KR100196617B1 (en) |
AT (1) | ATE113771T1 (en) |
AU (1) | AU6286890A (en) |
DE (2) | DE3928676A1 (en) |
ES (1) | ES2063978T3 (en) |
HK (1) | HK50096A (en) |
WO (1) | WO1991003879A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050085072A1 (en) | 2003-10-20 | 2005-04-21 | Kim Hyun T. | Formation of self-aligned contact plugs |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5895448A (en) * | 1981-12-02 | 1983-06-07 | Matsushita Electric Ind Co Ltd | Phase locked loop circuit |
JPS58220226A (en) * | 1982-06-15 | 1983-12-21 | Toshiba Corp | Phase locked loop controlling circuit |
JPS60113367A (en) * | 1983-11-23 | 1985-06-19 | Sony Corp | Clock regenerating circuit of disk player |
JPS61258534A (en) * | 1985-05-11 | 1986-11-15 | Victor Co Of Japan Ltd | Digital signal demodulator |
DE3634751A1 (en) * | 1986-10-11 | 1988-04-14 | Thomson Brandt Gmbh | PHASE DISCRIMINATOR, ESPECIALLY FOR A PLL CIRCUIT |
DE3639886A1 (en) * | 1986-11-21 | 1988-06-01 | Thomson Brandt Gmbh | CIRCUIT FOR PROCESSING DIGITAL SIGNALS |
-
1989
- 1989-08-30 DE DE3928676A patent/DE3928676A1/en not_active Withdrawn
-
1990
- 1990-08-22 EP EP90912796A patent/EP0489785B1/en not_active Expired - Lifetime
- 1990-08-22 AT AT90912796T patent/ATE113771T1/en not_active IP Right Cessation
- 1990-08-22 DE DE59007655T patent/DE59007655D1/en not_active Expired - Lifetime
- 1990-08-22 AU AU62868/90A patent/AU6286890A/en not_active Abandoned
- 1990-08-22 JP JP2512140A patent/JP2911599B2/en not_active Expired - Fee Related
- 1990-08-22 KR KR1019920700464A patent/KR100196617B1/en not_active IP Right Cessation
- 1990-08-22 WO PCT/EP1990/001390 patent/WO1991003879A1/en active IP Right Grant
- 1990-08-22 ES ES90912796T patent/ES2063978T3/en not_active Expired - Lifetime
-
1996
- 1996-03-21 HK HK50096A patent/HK50096A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100196617B1 (en) | 1999-06-15 |
ATE113771T1 (en) | 1994-11-15 |
ES2063978T3 (en) | 1995-01-16 |
EP0489785A1 (en) | 1992-06-17 |
AU6286890A (en) | 1991-04-08 |
WO1991003879A1 (en) | 1991-03-21 |
DE59007655D1 (en) | 1994-12-08 |
JP2911599B2 (en) | 1999-06-23 |
JPH05500141A (en) | 1993-01-14 |
DE3928676A1 (en) | 1991-03-07 |
EP0489785B1 (en) | 1994-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB8824969D0 (en) | Identification codes | |
DE69020917D1 (en) | Processing circuit for video signals. | |
AU547877B2 (en) | Method for processing an information signal and means for carrying out the method | |
MY110982A (en) | Method and apparatus for determining signal usability | |
WO1994022131A3 (en) | Speech recognition with pause detection | |
EP0575725A3 (en) | Adaptive signal detection process for the evaluation of multifrequency coded signals. | |
ATE247340T1 (en) | METHOD AND DEVICE FOR BLINDLY SEPARATION OF SIGNALS | |
DE3584710D1 (en) | APPARATUS FOR PROCESSING MULTIPLE ASYNCHRONOUS COMPLEX VIDEO SIGNALS. | |
IL107105A (en) | Apparatus and method for providing synchronization of base-stations in communication system | |
FR2615626B1 (en) | METHOD FOR DIGITAL EVALUATION OF THE FREQUENCY AND PHASE OF SIGNALS AND DEVICES FOR CARRYING OUT SUCH A METHOD | |
EP0282732A3 (en) | Circuitry for processing signals from an inductive sensor | |
FR2697909B1 (en) | Operating circuit of an inductive sensor. | |
DE3572572D1 (en) | Method for the control of the carrier of an amplitude-modulated transmitter, and circuit arrangement for carrying out the method | |
DE3275878D1 (en) | Method and system for processing data signals representing an unknown character | |
ES2003876A6 (en) | Integral control of a dependent variable in a system having at least two independent variables which influence the dependent variable. | |
HK50096A (en) | Method for the recognition of the wanted signal and circuit for carrying out the method | |
GB2201518B (en) | Electromagnetic contactor with discriminator for determining when an input control signal is true or false and method. | |
ATE116505T1 (en) | DEVICE FOR DETECTING VIDEO SIGNAL CORRELATION AND METHOD THEREOF. | |
PT80561A (en) | Circuit for detecting the passage through zero of the signal generated by an electromagnetic sensor of the phonic whell type | |
JPS56169477A (en) | Method and circuit for detecting signal from semiconductor video sensor or scanning line sensor | |
DE3576632D1 (en) | CIRCUIT FOR PROCESSING VIDEO SIGNALS. | |
FI933324A (en) | FOERFARANDE FOER OEVERFOERING AV DIGITALISERADE, BLOCKKKODADE AUDIOSIGNALERGENOM ANVAENDNING AV SKALNINGSFAKTORER | |
ES457077A1 (en) | Information density decision circuit | |
DE69129622D1 (en) | HYBRID-ANALOG-DIGITAL-SIGNAL PROCESSING | |
DE3473510D1 (en) | Evaluation of sound signals converted into electrical signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PF | Patent in force | ||
PE | Patent expired |
Effective date: 20100821 |