WO1992006426A1
(en)
*
|
1990-10-09 |
1992-04-16 |
Nexgen Microsystems |
Method and apparatus for parallel decoding of instructions with branch prediction look-up
|
US5630082A
(en)
*
|
1993-10-29 |
1997-05-13 |
Advanced Micro Devices, Inc. |
Apparatus and method for instruction queue scanning
|
DE69427265T2
(de)
|
1993-10-29 |
2002-05-02 |
Advanced Micro Devices, Inc. |
Superskalarbefehlsdekoder
|
EP0651324B1
(de)
*
|
1993-10-29 |
2006-03-22 |
Advanced Micro Devices, Inc. |
Spekulative Befehlswarteschlange für Befehle mit variabler Byteslänge
|
US5689672A
(en)
*
|
1993-10-29 |
1997-11-18 |
Advanced Micro Devices, Inc. |
Pre-decoded instruction cache and method therefor particularly suitable for variable byte-length instructions
|
US5600806A
(en)
*
|
1994-03-01 |
1997-02-04 |
Intel Corporation |
Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer
|
US5758116A
(en)
*
|
1994-09-30 |
1998-05-26 |
Intel Corporation |
Instruction length decoder for generating output length indicia to identity boundaries between variable length instructions
|
US5640526A
(en)
*
|
1994-12-21 |
1997-06-17 |
International Business Machines Corporation |
Superscaler instruction pipeline having boundary indentification logic for variable length instructions
|
US5819057A
(en)
*
|
1995-01-25 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor including an instruction alignment unit with limited dispatch to decode units
|
US6237082B1
(en)
|
1995-01-25 |
2001-05-22 |
Advanced Micro Devices, Inc. |
Reorder buffer configured to allocate storage for instruction results corresponding to predefined maximum number of concurrently receivable instructions independent of a number of instructions received
|
US5878244A
(en)
*
|
1995-01-25 |
1999-03-02 |
Advanced Micro Devices, Inc. |
Reorder buffer configured to allocate storage capable of storing results corresponding to a maximum number of concurrently receivable instructions regardless of a number of instructions received
|
US6006324A
(en)
*
|
1995-01-25 |
1999-12-21 |
Advanced Micro Devices, Inc. |
High performance superscalar alignment unit
|
US5901302A
(en)
*
|
1995-01-25 |
1999-05-04 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor having symmetrical, fixed issue positions each configured to execute a particular subset of instructions
|
US5903741A
(en)
*
|
1995-01-25 |
1999-05-11 |
Advanced Micro Devices, Inc. |
Method of allocating a fixed reorder buffer storage line for execution results regardless of a number of concurrently dispatched instructions
|
US5832249A
(en)
*
|
1995-01-25 |
1998-11-03 |
Advanced Micro Devices, Inc. |
High performance superscalar alignment unit
|
US5737550A
(en)
*
|
1995-03-28 |
1998-04-07 |
Advanced Micro Devices, Inc. |
Cache memory to processor bus interface and method thereof
|
US5758114A
(en)
*
|
1995-04-12 |
1998-05-26 |
Advanced Micro Devices, Inc. |
High speed instruction alignment unit for aligning variable byte-length instructions according to predecode information in a superscalar microprocessor
|
US5887152A
(en)
*
|
1995-04-12 |
1999-03-23 |
Advanced Micro Devices, Inc. |
Load/store unit with multiple oldest outstanding instruction pointers for completing store and load/store miss instructions
|
US5764946A
(en)
*
|
1995-04-12 |
1998-06-09 |
Advanced Micro Devices |
Superscalar microprocessor employing a way prediction unit to predict the way of an instruction fetch address and to concurrently provide a branch prediction address corresponding to the fetch address
|
US5991869A
(en)
*
|
1995-04-12 |
1999-11-23 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor including a high speed instruction alignment unit
|
US5802588A
(en)
*
|
1995-04-12 |
1998-09-01 |
Advanced Micro Devices, Inc. |
Load/store unit implementing non-blocking loads for a superscalar microprocessor and method of selecting loads in a non-blocking fashion from a load/store buffer
|
US5832297A
(en)
*
|
1995-04-12 |
1998-11-03 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor load/store unit employing a unified buffer and separate pointers for load and store operations
|
US5835753A
(en)
*
|
1995-04-12 |
1998-11-10 |
Advanced Micro Devices, Inc. |
Microprocessor with dynamically extendable pipeline stages and a classifying circuit
|
US5819059A
(en)
*
|
1995-04-12 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Predecode unit adapted for variable byte-length instruction set processors and method of operating the same
|
US5822558A
(en)
*
|
1995-04-12 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Method and apparatus for predecoding variable byte-length instructions within a superscalar microprocessor
|
US5822574A
(en)
*
|
1995-04-12 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Functional unit with a pointer for mispredicted resolution, and a superscalar microprocessor employing the same
|
US5900012A
(en)
*
|
1995-05-10 |
1999-05-04 |
Advanced Micro Devices, Inc. |
Storage device having varying access times and a superscalar microprocessor employing the same
|
US5768610A
(en)
*
|
1995-06-07 |
1998-06-16 |
Advanced Micro Devices, Inc. |
Lookahead register value generator and a superscalar microprocessor employing same
|
US5822778A
(en)
*
|
1995-06-07 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Microprocessor and method of using a segment override prefix instruction field to expand the register file
|
US5875315A
(en)
*
|
1995-06-07 |
1999-02-23 |
Advanced Micro Devices, Inc. |
Parallel and scalable instruction scanning unit
|
US5680578A
(en)
*
|
1995-06-07 |
1997-10-21 |
Advanced Micro Devices, Inc. |
Microprocessor using an instruction field to specify expanded functionality and a computer system employing same
|
US5761712A
(en)
*
|
1995-06-07 |
1998-06-02 |
Advanced Micro Devices |
Data memory unit and method for storing data into a lockable cache in one clock cycle by previewing the tag array
|
US5878255A
(en)
*
|
1995-06-07 |
1999-03-02 |
Advanced Micro Devices, Inc. |
Update unit for providing a delayed update to a branch prediction array
|
US6604190B1
(en)
|
1995-06-07 |
2003-08-05 |
Advanced Micro Devices, Inc. |
Data address prediction structure and a method for operating the same
|
US5875324A
(en)
*
|
1995-06-07 |
1999-02-23 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor which delays update of branch prediction information in response to branch misprediction until a subsequent idle clock
|
US5859991A
(en)
*
|
1995-06-07 |
1999-01-12 |
Advanced Micro Devices, Inc. |
Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method
|
US5768574A
(en)
*
|
1995-06-07 |
1998-06-16 |
Advanced Micro Devices, Inc. |
Microprocessor using an instruction field to expand the condition flags and a computer system employing the microprocessor
|
US5860104A
(en)
*
|
1995-08-31 |
1999-01-12 |
Advanced Micro Devices, Inc. |
Data cache which speculatively updates a predicted data cache storage location with store data and subsequently corrects mispredicted updates
|
US5854921A
(en)
*
|
1995-08-31 |
1998-12-29 |
Advanced Micro Devices, Inc. |
Stride-based data address prediction structure
|
US5781789A
(en)
*
|
1995-08-31 |
1998-07-14 |
Advanced Micro Devices, Inc. |
Superscaler microprocessor employing a parallel mask decoder
|
US5987561A
(en)
*
|
1995-08-31 |
1999-11-16 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor employing a data cache capable of performing store accesses in a single clock cycle
|
US5893146A
(en)
*
|
1995-08-31 |
1999-04-06 |
Advanced Micro Design, Inc. |
Cache structure having a reduced tag comparison to enable data transfer from said cache
|
US5752069A
(en)
*
|
1995-08-31 |
1998-05-12 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor employing away prediction structure
|
US5845323A
(en)
*
|
1995-08-31 |
1998-12-01 |
Advanced Micro Devices, Inc. |
Way prediction structure for predicting the way of a cache in which an access hits, thereby speeding cache access time
|
US5826071A
(en)
*
|
1995-08-31 |
1998-10-20 |
Advanced Micro Devices, Inc. |
Parallel mask decoder and method for generating said mask
|
US5794063A
(en)
*
|
1996-01-26 |
1998-08-11 |
Advanced Micro Devices, Inc. |
Instruction decoder including emulation using indirect specifiers
|
US5819056A
(en)
*
|
1995-10-06 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Instruction buffer organization method and system
|
US5920713A
(en)
*
|
1995-10-06 |
1999-07-06 |
Advanced Micro Devices, Inc. |
Instruction decoder including two-way emulation code branching
|
US5809273A
(en)
*
|
1996-01-26 |
1998-09-15 |
Advanced Micro Devices, Inc. |
Instruction predecode and multiple instruction decode
|
US6093213A
(en)
*
|
1995-10-06 |
2000-07-25 |
Advanced Micro Devices, Inc. |
Flexible implementation of a system management mode (SMM) in a processor
|
US5926642A
(en)
*
|
1995-10-06 |
1999-07-20 |
Advanced Micro Devices, Inc. |
RISC86 instruction set
|
US5872947A
(en)
*
|
1995-10-24 |
1999-02-16 |
Advanced Micro Devices, Inc. |
Instruction classification circuit configured to classify instructions into a plurality of instruction types prior to decoding said instructions
|
US5881278A
(en)
*
|
1995-10-30 |
1999-03-09 |
Advanced Micro Devices, Inc. |
Return address prediction system which adjusts the contents of return stack storage to enable continued prediction after a mispredicted branch
|
US5933618A
(en)
*
|
1995-10-30 |
1999-08-03 |
Advanced Micro Devices, Inc. |
Speculative register storage for storing speculative results corresponding to register updated by a plurality of concurrently recorded instruction
|
US5892936A
(en)
*
|
1995-10-30 |
1999-04-06 |
Advanced Micro Devices, Inc. |
Speculative register file for storing speculative register states and removing dependencies between instructions utilizing the register
|
US5796974A
(en)
*
|
1995-11-07 |
1998-08-18 |
Advanced Micro Devices, Inc. |
Microcode patching apparatus and method
|
US5903910A
(en)
*
|
1995-11-20 |
1999-05-11 |
Advanced Micro Devices, Inc. |
Method for transferring data between a pair of caches configured to be accessed from different stages of an instruction processing pipeline
|
US5787474A
(en)
*
|
1995-11-20 |
1998-07-28 |
Advanced Micro Devices, Inc. |
Dependency checking structure for a pair of caches which are accessed from different pipeline stages of an instruction processing pipeline
|
US5835744A
(en)
*
|
1995-11-20 |
1998-11-10 |
Advanced Micro Devices, Inc. |
Microprocessor configured to swap operands in order to minimize dependency checking logic
|
US5765035A
(en)
*
|
1995-11-20 |
1998-06-09 |
Advanced Micro Devices, Inc. |
Recorder buffer capable of detecting dependencies between accesses to a pair of caches
|
US5809272A
(en)
*
|
1995-11-29 |
1998-09-15 |
Exponential Technology Inc. |
Early instruction-length pre-decode of variable-length instructions in a superscalar processor
|
US5864707A
(en)
|
1995-12-11 |
1999-01-26 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor configured to predict return addresses from a return stack storage
|
US5740392A
(en)
*
|
1995-12-27 |
1998-04-14 |
Intel Corporation |
Method and apparatus for fast decoding of 00H and OFH mapped instructions
|
US5819080A
(en)
*
|
1996-01-02 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Microprocessor using an instruction field to specify condition flags for use with branch instructions and a computer system employing the microprocessor
|
US5822559A
(en)
*
|
1996-01-02 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions
|
US5742791A
(en)
*
|
1996-02-14 |
1998-04-21 |
Advanced Micro Devices, Inc. |
Apparatus for detecting updates to instructions which are within an instruction processing pipeline of a microprocessor
|
US5687110A
(en)
*
|
1996-02-20 |
1997-11-11 |
Advanced Micro Devices, Inc. |
Array having an update circuit for updating a storage location with a value stored in another storage location
|
US5787266A
(en)
*
|
1996-02-20 |
1998-07-28 |
Advanced Micro Devices, Inc. |
Apparatus and method for accessing special registers without serialization
|
US5848287A
(en)
|
1996-02-20 |
1998-12-08 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor including a reorder buffer which detects dependencies between accesses to a pair of caches
|
US5813033A
(en)
*
|
1996-03-08 |
1998-09-22 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor including a cache configured to detect dependencies between accesses to the cache and another cache
|
US5790821A
(en)
*
|
1996-03-08 |
1998-08-04 |
Advanced Micro Devices, Inc. |
Control bit vector storage for storing control vectors corresponding to instruction operations in a microprocessor
|
US5752259A
(en)
*
|
1996-03-26 |
1998-05-12 |
Advanced Micro Devices, Inc. |
Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache
|
US5838943A
(en)
*
|
1996-03-26 |
1998-11-17 |
Advanced Micro Devices, Inc. |
Apparatus for speculatively storing and restoring data to a cache memory
|
US5835968A
(en)
*
|
1996-04-17 |
1998-11-10 |
Advanced Micro Devices, Inc. |
Apparatus for providing memory and register operands concurrently to functional units
|
US6085302A
(en)
*
|
1996-04-17 |
2000-07-04 |
Advanced Micro Devices, Inc. |
Microprocessor having address generation units for efficient generation of memory operation addresses
|
EP0896700A1
(de)
*
|
1996-05-01 |
1999-02-17 |
Advanced Micro Devices, Inc. |
Superskalarer mikroprozessor mit hochleistungseinheit zur befehlsausrichtung
|
US5968165A
(en)
*
|
1996-05-08 |
1999-10-19 |
Microunity Systems Engineering, Inc. |
System and method for minimizing the size of operands
|
US5835511A
(en)
*
|
1996-05-17 |
1998-11-10 |
Advanced Micro Devices, Inc. |
Method and mechanism for checking integrity of byte enable signals
|
US6108769A
(en)
|
1996-05-17 |
2000-08-22 |
Advanced Micro Devices, Inc. |
Dependency table for reducing dependency checking hardware
|
US5918056A
(en)
*
|
1996-05-17 |
1999-06-29 |
Advanced Micro Devices, Inc. |
Segmentation suspend mode for real-time interrupt support
|
US5748978A
(en)
*
|
1996-05-17 |
1998-05-05 |
Advanced Micro Devices, Inc. |
Byte queue divided into multiple subqueues for optimizing instruction selection logic
|
US5822560A
(en)
*
|
1996-05-23 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Apparatus for efficient instruction execution via variable issue and variable control vectors per issue
|
US5845099A
(en)
*
|
1996-06-28 |
1998-12-01 |
Intel Corporation |
Length detecting unit for parallel processing of variable sequential instructions
|
EP0912923A1
(de)
*
|
1996-07-16 |
1999-05-06 |
Advanced Micro Devices, Inc. |
Verfahren und vorrichtung zur vordekodierung von befehlen mit variabler bytelänge in einem superskalaren prozessor
|
WO1998002799A1
(en)
*
|
1996-07-16 |
1998-01-22 |
Advanced Micro Devices, Inc. |
A parallel and scalable instruction scanning unit
|
JP2000515275A
(ja)
*
|
1996-07-16 |
2000-11-14 |
アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド |
高速命令整列ユニットを含むスーパースカラマイクロプロセッサ
|
US5867680A
(en)
*
|
1996-07-24 |
1999-02-02 |
Advanced Micro Devices, Inc. |
Microprocessor configured to simultaneously dispatch microcode and directly-decoded instructions
|
US5813045A
(en)
*
|
1996-07-24 |
1998-09-22 |
Advanced Micro Devices, Inc. |
Conditional early data address generation mechanism for a microprocessor
|
US6049863A
(en)
*
|
1996-07-24 |
2000-04-11 |
Advanced Micro Devices, Inc. |
Predecoding technique for indicating locations of opcode bytes in variable byte-length instructions within a superscalar microprocessor
|
US5903740A
(en)
*
|
1996-07-24 |
1999-05-11 |
Advanced Micro Devices, Inc. |
Apparatus and method for retiring instructions in excess of the number of accessible write ports
|
US5946468A
(en)
*
|
1996-07-26 |
1999-08-31 |
Advanced Micro Devices, Inc. |
Reorder buffer having an improved future file for storing speculative instruction execution results
|
US5915110A
(en)
*
|
1996-07-26 |
1999-06-22 |
Advanced Micro Devices, Inc. |
Branch misprediction recovery in a reorder buffer having a future file
|
US5872951A
(en)
*
|
1996-07-26 |
1999-02-16 |
Advanced Micro Design, Inc. |
Reorder buffer having a future file for storing speculative instruction execution results
|
US5900013A
(en)
*
|
1996-07-26 |
1999-05-04 |
Advanced Micro Devices, Inc. |
Dual comparator scheme for detecting a wrap-around condition and generating a cancel signal for removing wrap-around buffer entries
|
US5872943A
(en)
*
|
1996-07-26 |
1999-02-16 |
Advanced Micro Devices, Inc. |
Apparatus for aligning instructions using predecoded shift amounts
|
US5941980A
(en)
*
|
1996-08-05 |
1999-08-24 |
Industrial Technology Research Institute |
Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
|
US5765016A
(en)
*
|
1996-09-12 |
1998-06-09 |
Advanced Micro Devices, Inc. |
Reorder buffer configured to store both speculative and committed register states
|
US5822575A
(en)
*
|
1996-09-12 |
1998-10-13 |
Advanced Micro Devices, Inc. |
Branch prediction storage for storing branch prediction information such that a corresponding tag may be routed with the branch instruction
|
US5794028A
(en)
*
|
1996-10-17 |
1998-08-11 |
Advanced Micro Devices, Inc. |
Shared branch prediction structure
|
US5870579A
(en)
*
|
1996-11-18 |
1999-02-09 |
Advanced Micro Devices, Inc. |
Reorder buffer including a circuit for selecting a designated mask corresponding to an instruction that results in an exception
|
US5920710A
(en)
*
|
1996-11-18 |
1999-07-06 |
Advanced Micro Devices, Inc. |
Apparatus and method for modifying status bits in a reorder buffer with a large speculative state
|
US5954816A
(en)
*
|
1996-11-19 |
1999-09-21 |
Advanced Micro Devices, Inc. |
Branch selector prediction
|
US5978906A
(en)
*
|
1996-11-19 |
1999-11-02 |
Advanced Micro Devices, Inc. |
Branch selectors associated with byte ranges within an instruction cache for rapidly identifying branch predictions
|
US5995749A
(en)
|
1996-11-19 |
1999-11-30 |
Advanced Micro Devices, Inc. |
Branch prediction mechanism employing branch selectors to select a branch prediction
|
US6175906B1
(en)
|
1996-12-06 |
2001-01-16 |
Advanced Micro Devices, Inc. |
Mechanism for fast revalidation of virtual tags
|
US5881305A
(en)
*
|
1996-12-13 |
1999-03-09 |
Advanced Micro Devices, Inc. |
Register rename stack for a microprocessor
|
US5870580A
(en)
*
|
1996-12-13 |
1999-02-09 |
Advanced Micro Devices, Inc. |
Decoupled forwarding reorder buffer configured to allocate storage in chunks for instructions having unresolved dependencies
|
US5983321A
(en)
*
|
1997-03-12 |
1999-11-09 |
Advanced Micro Devices, Inc. |
Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache
|
US5862065A
(en)
*
|
1997-02-13 |
1999-01-19 |
Advanced Micro Devices, Inc. |
Method and circuit for fast generation of zero flag condition code in a microprocessor-based computer
|
US5768555A
(en)
*
|
1997-02-20 |
1998-06-16 |
Advanced Micro Devices, Inc. |
Reorder buffer employing last in buffer and last in line bits
|
US6141740A
(en)
*
|
1997-03-03 |
2000-10-31 |
Advanced Micro Devices, Inc. |
Apparatus and method for microcode patching for generating a next address
|
US6233672B1
(en)
|
1997-03-06 |
2001-05-15 |
Advanced Micro Devices, Inc. |
Piping rounding mode bits with floating point instructions to eliminate serialization
|
US5852727A
(en)
*
|
1997-03-10 |
1998-12-22 |
Advanced Micro Devices, Inc. |
Instruction scanning unit for locating instructions via parallel scanning of start and end byte information
|
US5850532A
(en)
*
|
1997-03-10 |
1998-12-15 |
Advanced Micro Devices, Inc. |
Invalid instruction scan unit for detecting invalid predecode data corresponding to instructions being fetched
|
US5968163A
(en)
*
|
1997-03-10 |
1999-10-19 |
Advanced Micro Devices, Inc. |
Microcode scan unit for scanning microcode instructions using predecode data
|
US5859992A
(en)
*
|
1997-03-12 |
1999-01-12 |
Advanced Micro Devices, Inc. |
Instruction alignment using a dispatch list and a latch list
|
TW357318B
(en)
*
|
1997-03-18 |
1999-05-01 |
Ind Tech Res Inst |
Branching forecast and reading device for unspecified command length extra-purity pipeline processor
|
US5887185A
(en)
*
|
1997-03-19 |
1999-03-23 |
Advanced Micro Devices, Inc. |
Interface for coupling a floating point unit to a reorder buffer
|
US5859998A
(en)
*
|
1997-03-19 |
1999-01-12 |
Advanced Micro Devices, Inc. |
Hierarchical microcode implementation of floating point instructions for a microprocessor
|
US5828873A
(en)
*
|
1997-03-19 |
1998-10-27 |
Advanced Micro Devices, Inc. |
Assembly queue for a floating point unit
|
US5930492A
(en)
*
|
1997-03-19 |
1999-07-27 |
Advanced Micro Devices, Inc. |
Rapid pipeline control using a control word and a steering word
|
US5987235A
(en)
*
|
1997-04-04 |
1999-11-16 |
Advanced Micro Devices, Inc. |
Method and apparatus for predecoding variable byte length instructions for fast scanning of instructions
|
US5901076A
(en)
*
|
1997-04-16 |
1999-05-04 |
Advanced Micro Designs, Inc. |
Ripple carry shifter in a floating point arithmetic unit of a microprocessor
|
US6003128A
(en)
*
|
1997-05-01 |
1999-12-14 |
Advanced Micro Devices, Inc. |
Number of pipeline stages and loop length related counter differential based end-loop prediction
|
US5845101A
(en)
*
|
1997-05-13 |
1998-12-01 |
Advanced Micro Devices, Inc. |
Prefetch buffer for storing instructions prior to placing the instructions in an instruction cache
|
US6122729A
(en)
*
|
1997-05-13 |
2000-09-19 |
Advanced Micro Devices, Inc. |
Prefetch buffer which stores a pointer indicating an initial predecode position
|
US5872946A
(en)
*
|
1997-06-11 |
1999-02-16 |
Advanced Micro Devices, Inc. |
Instruction alignment unit employing dual instruction queues for high frequency instruction dispatch
|
US6009511A
(en)
*
|
1997-06-11 |
1999-12-28 |
Advanced Micro Devices, Inc. |
Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers
|
US6073230A
(en)
*
|
1997-06-11 |
2000-06-06 |
Advanced Micro Devices, Inc. |
Instruction fetch unit configured to provide sequential way prediction for sequential instruction fetches
|
US5940602A
(en)
*
|
1997-06-11 |
1999-08-17 |
Advanced Micro Devices, Inc. |
Method and apparatus for predecoding variable byte length instructions for scanning of a number of RISC operations
|
US5933626A
(en)
*
|
1997-06-12 |
1999-08-03 |
Advanced Micro Devices, Inc. |
Apparatus and method for tracing microprocessor instructions
|
US5983337A
(en)
*
|
1997-06-12 |
1999-11-09 |
Advanced Micro Devices, Inc. |
Apparatus and method for patching an instruction by providing a substitute instruction or instructions from an external memory responsive to detecting an opcode of the instruction
|
US5898865A
(en)
*
|
1997-06-12 |
1999-04-27 |
Advanced Micro Devices, Inc. |
Apparatus and method for predicting an end of loop for string instructions
|
US5933629A
(en)
*
|
1997-06-12 |
1999-08-03 |
Advanced Micro Devices, Inc. |
Apparatus and method for detecting microbranches early
|
US6012125A
(en)
*
|
1997-06-20 |
2000-01-04 |
Advanced Micro Devices, Inc. |
Superscalar microprocessor including a decoded instruction cache configured to receive partially decoded instructions
|
US5978901A
(en)
*
|
1997-08-21 |
1999-11-02 |
Advanced Micro Devices, Inc. |
Floating point and multimedia unit with data type reclassification capability
|
US6101577A
(en)
*
|
1997-09-15 |
2000-08-08 |
Advanced Micro Devices, Inc. |
Pipelined instruction cache and branch prediction mechanism therefor
|
US5931943A
(en)
*
|
1997-10-21 |
1999-08-03 |
Advanced Micro Devices, Inc. |
Floating point NaN comparison
|
US6032252A
(en)
*
|
1997-10-28 |
2000-02-29 |
Advanced Micro Devices, Inc. |
Apparatus and method for efficient loop control in a superscalar microprocessor
|
US5974542A
(en)
*
|
1997-10-30 |
1999-10-26 |
Advanced Micro Devices, Inc. |
Branch prediction unit which approximates a larger number of branch predictions using a smaller number of branch predictions and an alternate target indication
|
US6230259B1
(en)
|
1997-10-31 |
2001-05-08 |
Advanced Micro Devices, Inc. |
Transparent extended state save
|
US6157996A
(en)
*
|
1997-11-13 |
2000-12-05 |
Advanced Micro Devices, Inc. |
Processor programably configurable to execute enhanced variable byte length instructions including predicated execution, three operand addressing, and increased register space
|
US6167506A
(en)
|
1997-11-17 |
2000-12-26 |
Advanced Micro Devices, Inc. |
Replacing displacement in control transfer instruction with encoding indicative of target address, including offset and target cache line location
|
US6199154B1
(en)
|
1997-11-17 |
2001-03-06 |
Advanced Micro Devices, Inc. |
Selecting cache to fetch in multi-level cache system based on fetch address source and pre-fetching additional data to the cache for future access
|
US6134649A
(en)
*
|
1997-11-17 |
2000-10-17 |
Advanced Micro Devices, Inc. |
Control transfer indication in predecode which identifies control transfer instruction and an alternate feature of an instruction
|
US6154818A
(en)
*
|
1997-11-20 |
2000-11-28 |
Advanced Micro Devices, Inc. |
System and method of controlling access to privilege partitioned address space for a model specific register file
|
US6516395B1
(en)
|
1997-11-20 |
2003-02-04 |
Advanced Micro Devices, Inc. |
System and method for controlling access to a privilege-partitioned address space with a fixed set of attributes
|
US6079005A
(en)
*
|
1997-11-20 |
2000-06-20 |
Advanced Micro Devices, Inc. |
Microprocessor including virtual address branch prediction and current page register to provide page portion of virtual and physical fetch address
|
US6079003A
(en)
|
1997-11-20 |
2000-06-20 |
Advanced Micro Devices, Inc. |
Reverse TLB for providing branch target address in a microprocessor having a physically-tagged cache
|
US5974432A
(en)
*
|
1997-12-05 |
1999-10-26 |
Advanced Micro Devices, Inc. |
On-the-fly one-hot encoding of leading zero count
|
US5870578A
(en)
*
|
1997-12-09 |
1999-02-09 |
Advanced Micro Devices, Inc. |
Workload balancing in a microprocessor for reduced instruction dispatch stalling
|
US6016545A
(en)
*
|
1997-12-16 |
2000-01-18 |
Advanced Micro Devices, Inc. |
Reduced size storage apparatus for storing cache-line-related data in a high frequency microprocessor
|
US6157986A
(en)
*
|
1997-12-16 |
2000-12-05 |
Advanced Micro Devices, Inc. |
Fast linear tag validation unit for use in microprocessor
|
US6016533A
(en)
*
|
1997-12-16 |
2000-01-18 |
Advanced Micro Devices, Inc. |
Way prediction logic for cache array
|
US6112018A
(en)
*
|
1997-12-18 |
2000-08-29 |
Advanced Micro Devices, Inc. |
Apparatus for exchanging two stack registers
|
US6041405A
(en)
*
|
1997-12-18 |
2000-03-21 |
Advanced Micro Devices, Inc. |
Instruction length prediction using an instruction length pattern detector
|
US6112296A
(en)
*
|
1997-12-18 |
2000-08-29 |
Advanced Micro Devices, Inc. |
Floating point stack manipulation using a register map and speculative top of stack values
|
US6018798A
(en)
*
|
1997-12-18 |
2000-01-25 |
Advanced Micro Devices, Inc. |
Floating point unit using a central window for storing instructions capable of executing multiple instructions in a single clock cycle
|
US5881260A
(en)
*
|
1998-02-09 |
1999-03-09 |
Hewlett-Packard Company |
Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction
|
US6061786A
(en)
*
|
1998-04-23 |
2000-05-09 |
Advanced Micro Devices, Inc. |
Processor configured to select a next fetch address by partially decoding a byte of a control transfer instruction
|
US6175908B1
(en)
|
1998-04-30 |
2001-01-16 |
Advanced Micro Devices, Inc. |
Variable byte-length instructions using state of function bit of second byte of plurality of instructions bytes as indicative of whether first byte is a prefix byte
|
US6141745A
(en)
*
|
1998-04-30 |
2000-10-31 |
Advanced Micro Devices, Inc. |
Functional bit identifying a prefix byte via a particular state regardless of type of instruction
|
US6119223A
(en)
*
|
1998-07-31 |
2000-09-12 |
Advanced Micro Devices, Inc. |
Map unit having rapid misprediction recovery
|
US6122656A
(en)
*
|
1998-07-31 |
2000-09-19 |
Advanced Micro Devices, Inc. |
Processor configured to map logical register numbers to physical register numbers using virtual register numbers
|
US6230262B1
(en)
|
1998-07-31 |
2001-05-08 |
Advanced Micro Devices, Inc. |
Processor configured to selectively free physical registers upon retirement of instructions
|
US6308257B1
(en)
*
|
1999-04-20 |
2001-10-23 |
Intel Corporation |
Method and apparatus for generating boundary markers for an instruction stream including variable-length instructions
|
US6647490B2
(en)
|
1999-10-14 |
2003-11-11 |
Advanced Micro Devices, Inc. |
Training line predictor for branch targets
|
US6636959B1
(en)
|
1999-10-14 |
2003-10-21 |
Advanced Micro Devices, Inc. |
Predictor miss decoder updating line predictor storing instruction fetch address and alignment information upon instruction decode termination condition
|
WO2001027749A1
(en)
*
|
1999-10-14 |
2001-04-19 |
Advanced Micro Devices, Inc. |
Apparatus and method for caching alignment information
|
US6546478B1
(en)
|
1999-10-14 |
2003-04-08 |
Advanced Micro Devices, Inc. |
Line predictor entry with location pointers and control information for corresponding instructions in a cache line
|
US6438664B1
(en)
|
1999-10-27 |
2002-08-20 |
Advanced Micro Devices, Inc. |
Microcode patch device and method for patching microcode using match registers and patch routines
|
US6442707B1
(en)
|
1999-10-29 |
2002-08-27 |
Advanced Micro Devices, Inc. |
Alternate fault handler
|
US6701424B1
(en)
*
|
2000-04-07 |
2004-03-02 |
Nintendo Co., Ltd. |
Method and apparatus for efficient loading and storing of vectors
|
US6732234B1
(en)
|
2000-08-07 |
2004-05-04 |
Broadcom Corporation |
Direct access mode for a cache
|
US6848024B1
(en)
|
2000-08-07 |
2005-01-25 |
Broadcom Corporation |
Programmably disabling one or more cache entries
|
US6748492B1
(en)
|
2000-08-07 |
2004-06-08 |
Broadcom Corporation |
Deterministic setting of replacement policy in a cache through way selection
|
US6877084B1
(en)
|
2000-08-09 |
2005-04-05 |
Advanced Micro Devices, Inc. |
Central processing unit (CPU) accessing an extended register set in an extended register mode
|
US6981132B2
(en)
|
2000-08-09 |
2005-12-27 |
Advanced Micro Devices, Inc. |
Uniform register addressing using prefix byte
|
US7028164B2
(en)
*
|
2000-12-29 |
2006-04-11 |
Stmicroelectronics, Inc. |
Instruction fetch apparatus for wide issue processors and method of operation
|
US6738792B1
(en)
|
2001-03-09 |
2004-05-18 |
Advanced Micro Devices, Inc. |
Parallel mask generator
|
US6748495B2
(en)
|
2001-05-15 |
2004-06-08 |
Broadcom Corporation |
Random generator
|
US7266587B2
(en)
|
2002-05-15 |
2007-09-04 |
Broadcom Corporation |
System having interfaces, switch, and memory bridge for CC-NUMA operation
|
US7117290B2
(en)
|
2003-09-03 |
2006-10-03 |
Advanced Micro Devices, Inc. |
MicroTLB and micro tag for reducing power in a processor
|
US7401328B2
(en)
*
|
2003-12-18 |
2008-07-15 |
Lsi Corporation |
Software-implemented grouping techniques for use in a superscalar data processing system
|
US7620797B2
(en)
*
|
2006-11-01 |
2009-11-17 |
Apple Inc. |
Instructions for efficiently accessing unaligned vectors
|
US7624251B2
(en)
*
|
2006-11-01 |
2009-11-24 |
Apple Inc. |
Instructions for efficiently accessing unaligned partial vectors
|
US20080240227A1
(en)
*
|
2007-03-30 |
2008-10-02 |
Wan Wade K |
Bitstream processing using marker codes with offset values
|
US7676659B2
(en)
*
|
2007-04-04 |
2010-03-09 |
Qualcomm Incorporated |
System, method and software to preload instructions from a variable-length instruction set with proper pre-decoding
|
US8589661B2
(en)
*
|
2010-12-07 |
2013-11-19 |
Advanced Micro Devices, Inc. |
Odd and even start bit vectors
|
US9778932B2
(en)
*
|
2013-01-23 |
2017-10-03 |
International Business Machines Corporation |
Vector generate mask instruction
|
US9471308B2
(en)
|
2013-01-23 |
2016-10-18 |
International Business Machines Corporation |
Vector floating point test data class immediate instruction
|
US9715385B2
(en)
|
2013-01-23 |
2017-07-25 |
International Business Machines Corporation |
Vector exception code
|
US9804840B2
(en)
|
2013-01-23 |
2017-10-31 |
International Business Machines Corporation |
Vector Galois Field Multiply Sum and Accumulate instruction
|
US9823924B2
(en)
|
2013-01-23 |
2017-11-21 |
International Business Machines Corporation |
Vector element rotate and insert under mask instruction
|
US9513906B2
(en)
|
2013-01-23 |
2016-12-06 |
International Business Machines Corporation |
Vector checksum instruction
|
US10311191B2
(en)
|
2017-01-26 |
2019-06-04 |
Advanced Micro Devices, Inc. |
Memory including side-car arrays with irregular sized entries
|
CN112540795A
(zh)
*
|
2019-09-23 |
2021-03-23 |
阿里巴巴集团控股有限公司 |
指令处理装置和指令处理方法
|
US11204768B2
(en)
*
|
2019-11-06 |
2021-12-21 |
Onnivation Llc |
Instruction length based parallel instruction demarcator
|