HK1210530A1 - Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets - Google Patents

Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets Download PDF

Info

Publication number
HK1210530A1
HK1210530A1 HK15111225.7A HK15111225A HK1210530A1 HK 1210530 A1 HK1210530 A1 HK 1210530A1 HK 15111225 A HK15111225 A HK 15111225A HK 1210530 A1 HK1210530 A1 HK 1210530A1
Authority
HK
Hong Kong
Prior art keywords
datapath
processors
datapaths
instructions
processor
Prior art date
Application number
HK15111225.7A
Other languages
English (en)
Chinese (zh)
Inventor
M. Johnson William
Original Assignee
Mireplica Technology, Llc
M. Johnson William
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mireplica Technology, Llc, M. Johnson William filed Critical Mireplica Technology, Llc
Publication of HK1210530A1 publication Critical patent/HK1210530A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Image Processing (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
HK15111225.7A 2012-09-04 2013-08-09 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets HK1210530A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/602,958 2012-09-04
US13/602,958 US9183614B2 (en) 2011-09-03 2012-09-04 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
PCT/US2013/054340 WO2014039210A1 (en) 2012-09-04 2013-08-09 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Publications (1)

Publication Number Publication Date
HK1210530A1 true HK1210530A1 (en) 2016-04-22

Family

ID=49036636

Family Applications (1)

Application Number Title Priority Date Filing Date
HK15111225.7A HK1210530A1 (en) 2012-09-04 2013-08-09 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Country Status (6)

Country Link
US (4) US9183614B2 (https=)
EP (1) EP2893460A1 (https=)
JP (1) JP6388865B2 (https=)
KR (1) KR102106360B1 (https=)
HK (1) HK1210530A1 (https=)
WO (1) WO2014039210A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9183614B2 (en) * 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
CN105608022B (zh) * 2014-11-25 2017-08-01 南方电网科学研究院有限责任公司 一种基于倒排技术的智能安全芯片的指令分发方法和系统
US9898292B2 (en) 2015-02-25 2018-02-20 Mireplica Technology, Llc Hardware instruction generation unit for specialized processors
WO2017015649A1 (en) * 2015-07-23 2017-01-26 Mireplica Technology, Llc Performance enhancement for two-dimensional array processor
US10535114B2 (en) * 2015-08-18 2020-01-14 Nvidia Corporation Controlling multi-pass rendering sequences in a cache tiling architecture
US10204396B2 (en) 2016-02-26 2019-02-12 Google Llc Compiler managed memory for image processor
CN106603692B (zh) * 2016-12-27 2020-12-01 中国银联股份有限公司 一种分布式存储系统中的数据存储方法及装置
CN111126589B (zh) * 2019-12-31 2022-05-20 昆仑芯(北京)科技有限公司 神经网络数据处理装置、方法和电子设备
CN113568665B (zh) 2020-04-29 2023-11-17 北京希姆计算科技有限公司 一种数据处理装置
CN113341959B (zh) * 2021-05-25 2022-02-11 吉利汽车集团有限公司 一种机器人数据统计方法及其系统
US12050532B2 (en) 2022-09-23 2024-07-30 Apple Inc. Routing circuit for computer resource topology

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5129092A (en) 1987-06-01 1992-07-07 Applied Intelligent Systems,Inc. Linear chain of parallel processors and method of using same
US6948050B1 (en) * 1989-11-17 2005-09-20 Texas Instruments Incorporated Single integrated circuit embodying a dual heterogenous processors with separate instruction handling hardware
JPH04114262A (ja) * 1990-09-05 1992-04-15 Fujitsu Ltd 高速データ処理装置
JPH05151347A (ja) * 1991-11-28 1993-06-18 Olympus Optical Co Ltd 並列画像処理プロセツサ
US6116768A (en) * 1993-11-30 2000-09-12 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator
JP5285828B2 (ja) * 1999-04-09 2013-09-11 ラムバス・インコーポレーテッド 並列データ処理装置
US7526630B2 (en) 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
US6832307B2 (en) 2001-07-19 2004-12-14 Stmicroelectronics, Inc. Instruction fetch buffer stack fold decoder for generating foldable instruction status information
EP1763769A2 (en) 2004-05-03 2007-03-21 Silicon Optix A bit serial processing element for a simd array processor
TWI256560B (en) 2004-06-15 2006-06-11 Sunplus Technology Co Ltd A system with dynamic adjustable coprocessor numbers
US20080235490A1 (en) * 2004-06-18 2008-09-25 Anthony Mark Jones System for configuring a processor array
US8024549B2 (en) * 2005-03-04 2011-09-20 Mtekvision Co., Ltd. Two-dimensional processor array of processing elements
US8032688B2 (en) 2005-06-30 2011-10-04 Intel Corporation Micro-tile memory interfaces
US8878860B2 (en) 2006-12-28 2014-11-04 Intel Corporation Accessing memory using multi-tiling
JP5101128B2 (ja) 2007-02-21 2012-12-19 株式会社東芝 メモリ管理システム
US20080235493A1 (en) 2007-03-23 2008-09-25 Qualcomm Incorporated Instruction communication techniques for multi-processor system
US10078620B2 (en) 2011-05-27 2018-09-18 New York University Runtime reconfigurable dataflow processor with multi-port memory access module
US9183614B2 (en) 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Also Published As

Publication number Publication date
KR20150052282A (ko) 2015-05-13
EP2893460A1 (en) 2015-07-15
JP2015529363A (ja) 2015-10-05
US9984432B2 (en) 2018-05-29
US20130307859A1 (en) 2013-11-21
US20160063665A1 (en) 2016-03-03
US20150228052A1 (en) 2015-08-13
US10013733B2 (en) 2018-07-03
WO2014039210A1 (en) 2014-03-13
JP6388865B2 (ja) 2018-09-12
US10540734B2 (en) 2020-01-21
US9183614B2 (en) 2015-11-10
KR102106360B1 (ko) 2020-05-04
US20150227370A1 (en) 2015-08-13

Similar Documents

Publication Publication Date Title
HK1210530A1 (en) Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
AU2019268140A1 (en) Compilation of graph-based program specifications with automated clustering of graph components based on the identification of particular data port connections
WO2014164298A3 (en) Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods
WO2012112439A3 (en) Waveform inversion by multiple shot-encoding for non-fixed spread geometries
BR112014022638A8 (pt) Método, suporte físico e equipamento para transformar especificadores de instrução de um ambiente computacional
FR2954979B1 (fr) Procede pour selectionner une ressource parmi une pluralite de ressources de traitement, de sorte que les delais probables avant defaillance des ressources evoluent de maniere sensiblement identique
WO2013036824A3 (en) Parallel processing development environment extensions
WO2015001544A3 (en) System and method for abnormality detection
WO2013003645A3 (en) Maximizing parallel processing in graphics processors
GB2513787A (en) Multi-Threaded processor instruction balancing through instruction uncertainty
EP3077909A4 (en) A system and method for dividing and synchronizing a processing task across multiple processing elements/processors in hardware
EP2946140A4 (en) SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR PHOTOMETRIC SYSTEM DESIGN AND ECOLOGICAL ROBUSTNESS
WO2014150065A3 (en) Capability identification and modification through hardware introspection and reflection
WO2012096849A3 (en) System and method for controlling excessive parallelism in multiprocessor systems
GB201507373D0 (en) A discovery informatics system, method and computer program
GB2514044A (en) Instruction merging optimization
GB2520860A (en) Systems, apparatuses, and methods for performing conflict detection and broadcasting contents of a register to data element positions of another register
EP2615546A4 (en) METHOD AND SYSTEM AND PLANNER FOR PARALLEL SIMULATION PROCESSORS
MY183825A (en) Context sensitive barrier instruction execution
WO2011044398A3 (en) Computer for amdahl-compliant algorithms like matrix inversion
WO2014165208A3 (en) Meter reading data validation
JP2014059870A5 (https=)
WO2019126797A3 (en) System and method for executing instructions
Clay et al. A dual communicator and dual grid-resolution algorithm for petascale simulations of turbulent mixing at high Schmidt number
GB201304892D0 (en) Method to verify correctness of computer system software and hardware components and corresponding test environment