HK1120876A1 - Integrated circuit and method for performing masked store operations in a processor - Google Patents

Integrated circuit and method for performing masked store operations in a processor

Info

Publication number
HK1120876A1
HK1120876A1 HK08112358.3A HK08112358A HK1120876A1 HK 1120876 A1 HK1120876 A1 HK 1120876A1 HK 08112358 A HK08112358 A HK 08112358A HK 1120876 A1 HK1120876 A1 HK 1120876A1
Authority
HK
Hong Kong
Prior art keywords
processor
integrated circuit
store operations
masked store
performing masked
Prior art date
Application number
HK08112358.3A
Other languages
English (en)
Inventor
Mark Taunton
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Publication of HK1120876A1 publication Critical patent/HK1120876A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
HK08112358.3A 2006-12-22 2008-11-11 Integrated circuit and method for performing masked store operations in a processor HK1120876A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/643,999 US7921263B2 (en) 2006-12-22 2006-12-22 System and method for performing masked store operations in a processor

Publications (1)

Publication Number Publication Date
HK1120876A1 true HK1120876A1 (en) 2009-04-09

Family

ID=39243717

Family Applications (1)

Application Number Title Priority Date Filing Date
HK08112358.3A HK1120876A1 (en) 2006-12-22 2008-11-11 Integrated circuit and method for performing masked store operations in a processor

Country Status (6)

Country Link
US (1) US7921263B2 (ko)
EP (1) EP1939727A3 (ko)
KR (1) KR100956970B1 (ko)
CN (1) CN101206635B (ko)
HK (1) HK1120876A1 (ko)
TW (1) TWI410865B (ko)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7610472B2 (en) * 2005-06-05 2009-10-27 Apple Inc. Performing variable and/or bitwise shift operation for a shift instruction that does not provide a variable or bitwise shift option
US7921263B2 (en) 2006-12-22 2011-04-05 Broadcom Corporation System and method for performing masked store operations in a processor
US8732437B2 (en) * 2010-01-26 2014-05-20 Oracle America, Inc. Low-overhead misalignment and reformatting support for SIMD
GB2507018B (en) * 2011-09-26 2020-04-22 Intel Corp Instruction and logic to provide vector loads and stores with strides and masking functionality
WO2013077884A1 (en) * 2011-11-25 2013-05-30 Intel Corporation Instruction and logic to provide conversions between a mask register and a general purpose register or memory
WO2013089709A1 (en) * 2011-12-14 2013-06-20 Intel Corporation System, apparatus and method for generating a loop alignment count or a loop alignment mask
WO2013095609A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Systems, apparatuses, and methods for performing conversion of a mask register into a vector register
WO2013095604A1 (en) 2011-12-23 2013-06-27 Intel Corporation Systems, apparatuses, and methods for performing mask bit compression
CN104011650B (zh) 2011-12-23 2017-09-19 英特尔公司 使用输入写掩码和立即数从源写掩码寄存器在目的地写掩码寄存器中设置输出掩码的系统、装置和方法
CN104025040B (zh) * 2011-12-23 2017-11-21 英特尔公司 用于混洗浮点或整数值的装置和方法
US20140019718A1 (en) * 2012-07-10 2014-01-16 Shihjong J. Kuo Vectorized pattern searching
US9170811B2 (en) * 2013-01-09 2015-10-27 King Fahd University Of Petroleum And Minerals Structured control instruction fetch unit
US9888077B2 (en) * 2014-04-22 2018-02-06 Western Digital Technologies, Inc. Metadata based data alignment in data storage systems
KR101649828B1 (ko) * 2015-07-30 2016-08-19 엘에스산전 주식회사 이더넷 프레임 감지 장치 그의 동작 방법
US9875214B2 (en) 2015-07-31 2018-01-23 Arm Limited Apparatus and method for transferring a plurality of data structures between memory and a plurality of vector registers
CN110720126B (zh) * 2017-06-30 2021-08-13 华为技术有限公司 传输数据掩码的方法、内存控制器、内存芯片和计算机系统
CN114510271B (zh) * 2022-02-09 2023-08-15 海飞科(南京)信息技术有限公司 用于在单指令多线程计算系统中加载数据的方法和装置
CN116150058B (zh) * 2023-04-17 2023-06-23 合肥芯荣微电子有限公司 一种基于axi总线的并发传输模块和方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6058473A (en) * 1993-11-30 2000-05-02 Texas Instruments Incorporated Memory store from a register pair conditional upon a selected status bit
US6035369A (en) * 1995-10-19 2000-03-07 Rambus Inc. Method and apparatus for providing a memory with write enable information
US5703810A (en) * 1995-12-15 1997-12-30 Silicon Graphics, Inc. DRAM for texture mapping
US5867444A (en) * 1997-09-25 1999-02-02 Compaq Computer Corporation Programmable memory device that supports multiple operational modes
US6122189A (en) * 1998-10-02 2000-09-19 Rambus Inc. Data packet with embedded mask
US7529907B2 (en) * 1998-12-16 2009-05-05 Mips Technologies, Inc. Method and apparatus for improved computer load and store operations
US6820195B1 (en) * 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control
CA2406679A1 (en) 2000-01-18 2001-07-26 Mips Technologies, Inc. Method and apparatus for improved computer load and store operations
DE10127194B4 (de) * 2001-06-05 2008-08-21 Infineon Technologies Ag Verfahren und Vorrichtung zum Ausblenden von nicht funktionstüchtigen Speicherzellen
US7051168B2 (en) * 2001-08-28 2006-05-23 International Business Machines Corporation Method and apparatus for aligning memory write data in a microprocessor
US7313639B2 (en) * 2003-01-13 2007-12-25 Rambus Inc. Memory system and device with serialized data transfer
DE112004000140T5 (de) * 2003-01-13 2006-02-09 Rambus Inc., Los Altos Kodierte Schreibmaske
US7610466B2 (en) * 2003-09-05 2009-10-27 Freescale Semiconductor, Inc. Data processing system using independent memory and register operand size specifiers and method thereof
US7921263B2 (en) 2006-12-22 2011-04-05 Broadcom Corporation System and method for performing masked store operations in a processor

Also Published As

Publication number Publication date
KR100956970B1 (ko) 2010-05-11
TWI410865B (zh) 2013-10-01
US20080155210A1 (en) 2008-06-26
CN101206635B (zh) 2011-11-30
KR20080059106A (ko) 2008-06-26
EP1939727A3 (en) 2008-10-22
CN101206635A (zh) 2008-06-25
US7921263B2 (en) 2011-04-05
EP1939727A2 (en) 2008-07-02
TW200842702A (en) 2008-11-01

Similar Documents

Publication Publication Date Title
HK1120876A1 (en) Integrated circuit and method for performing masked store operations in a processor
GB2459786B (en) Methods and apparatus for use in a well
GB2451032B (en) Handheld electronic device and method for performing spell checking and disambiguation
EP1934922A4 (en) SYSTEM AND METHOD FOR PASSING A COMMAND IN AN ELECTRONIC BUSINESS ENVIRONMENT
TWI368172B (en) Electronic dictionary device and retrieval method in a dictionary
HK1119298A1 (en) Protection circuit and method therefor
GB2448402B (en) A computer readable memory for use in or with an electronic gaming machine and a method
EP1934720A4 (en) METHOD AND COMPUTER PROGRAM FOR DEVICE CONFIGURATION
EP2011149A4 (en) DEVICE AND METHOD FOR THE APPLICATION OF ASSEMBLING ELECTRONIC ELEMENTS
EP1986927A4 (en) IMPROVED LABELING PROCESSOR AND RELATED METHOD
GB0905299D0 (en) Device and method for identifying a change in a predetermined condition
EP2012527A4 (en) VISUAL PROCESSING DEVICE, VISUAL PROCESSING METHOD, PROGRAM, DISPLAY DEVICE, AND INTEGRATED CIRCUIT
EP2210173A4 (en) METHOD AND APPARATUS COMPRISING A BROWSER
EP1880267A4 (en) METHOD FOR ENTERING SIGNS IN AN ELECTRONIC DEVICE
PL2082359T3 (pl) Sposób i urządzenie do personalizacji przenośnej jednostki elektronicznej
EP2040192A4 (en) INFORMATION PROCESSING DEVICE, INTEGRATED CIRCUIT, METHOD, AND PROGRAM
EP1977356A4 (en) IDENTIFICATION OF DESIGN PROBLEMS IN ELECTRONIC FORMS
EP2095288A4 (en) PROCESS FOR SAFE SAVING OF PROGRAM STATUS DATA IN AN ELECTRONIC DEVICE
EP2105916A4 (en) ELECTRONIC ARRANGEMENT AND INFORMATION PROCESSING ARRANGEMENT
GB0706933D0 (en) Debounce circuit and method
EP2024840A4 (en) METHOD AND ARRANGEMENT FOR PROCESSING TRANSACTIONS IN A FLASH MEMORY DEVICE
EP2048600A4 (en) ELECTRONIC DEVICE, INFORMATION PROCESSING AND PROGRAM
GB2440186B (en) Protection circuit and method
GB0818448D0 (en) Method for creating tables in electronic forms
EP1974335A4 (en) METHOD AND DEVICE OF COMPUTER TRAINING SYSTEM

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20171206