HK1076522A1 - Precharge suggestion - Google Patents

Precharge suggestion

Info

Publication number
HK1076522A1
HK1076522A1 HK05108413A HK05108413A HK1076522A1 HK 1076522 A1 HK1076522 A1 HK 1076522A1 HK 05108413 A HK05108413 A HK 05108413A HK 05108413 A HK05108413 A HK 05108413A HK 1076522 A1 HK1076522 A1 HK 1076522A1
Authority
HK
Hong Kong
Prior art keywords
memory
precharge suggestion
transaction
memory transaction
precharge
Prior art date
Application number
HK05108413A
Other languages
English (en)
Inventor
James Dodd
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of HK1076522A1 publication Critical patent/HK1076522A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
  • Storage Device Security (AREA)
  • Communication Control (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Amplifiers (AREA)
  • Steering Control In Accordance With Driving Conditions (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
HK05108413A 2002-08-27 2005-09-23 Precharge suggestion HK1076522A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/229,655 US7159066B2 (en) 2002-08-27 2002-08-27 Precharge suggestion
PCT/US2003/026243 WO2004021194A2 (en) 2002-08-27 2003-08-22 Precharge suggestion requesting a memory controller to close a page of the memory

Publications (1)

Publication Number Publication Date
HK1076522A1 true HK1076522A1 (en) 2006-01-20

Family

ID=31976284

Family Applications (1)

Application Number Title Priority Date Filing Date
HK05108413A HK1076522A1 (en) 2002-08-27 2005-09-23 Precharge suggestion

Country Status (9)

Country Link
US (1) US7159066B2 (de)
EP (1) EP1573551B1 (de)
CN (1) CN1788257B (de)
AT (1) ATE368257T1 (de)
AU (1) AU2003258321A1 (de)
DE (1) DE60315190T2 (de)
HK (1) HK1076522A1 (de)
TW (1) TWI236678B (de)
WO (1) WO2004021194A2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) * 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7076617B2 (en) * 2003-09-30 2006-07-11 Intel Corporation Adaptive page management
JP4941644B2 (ja) 2005-09-28 2012-05-30 ハイニックス セミコンダクター インク 半導体メモリ装置
KR100772841B1 (ko) * 2006-07-28 2007-11-02 삼성전자주식회사 프로세서들간 호스트 인터페이싱 기능을 갖는 멀티패쓰억세스블 반도체 메모리 장치
US20070189084A1 (en) * 2006-02-15 2007-08-16 Broadcom Corporation Reduced pin count synchronous dynamic random access memory interface
US8605099B2 (en) * 2008-03-31 2013-12-10 Intel Corporation Partition-free multi-socket memory system architecture
JP5759276B2 (ja) * 2011-06-09 2015-08-05 キヤノン株式会社 処理装置及び情報処理方法
CN102855195B (zh) * 2011-06-30 2015-05-27 重庆重邮信科通信技术有限公司 第二代低功耗双倍速率存储控制器及访问命令处理方法
WO2016089355A1 (en) 2014-12-01 2016-06-09 Hewlett Packard Enterprise Development Lp Auto-negotiation over extended backplane
WO2017065732A1 (en) 2015-10-12 2017-04-20 Hewlett Packard Enterprise Development Lp Switch network architecture
WO2017065748A1 (en) * 2015-10-13 2017-04-20 Hewlett Packard Enterprise Development Lp Memory manager for autonomous memory device
KR20220007403A (ko) * 2020-07-10 2022-01-18 한국전자기술연구원 프로세싱인메모리의 메모리 관리 방법 및 장치

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5390308A (en) * 1992-04-15 1995-02-14 Rambus, Inc. Method and apparatus for address mapping of dynamic random access memory
US5664153A (en) 1993-04-21 1997-09-02 Intel Corporation Page open/close scheme based on high order address bit and likelihood of page access
JP3492761B2 (ja) * 1994-04-07 2004-02-03 株式会社ソニー・コンピュータエンタテインメント 画像生成方法及び装置
US6154826A (en) * 1994-11-16 2000-11-28 University Of Virginia Patent Foundation Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order
US20030009616A1 (en) 1994-11-30 2003-01-09 Brian K. Langendorf Method and apparatus for integrating and determining whether a memory subsystem is installed with standard page mode memory or an extended data out memory
US6725349B2 (en) 1994-12-23 2004-04-20 Intel Corporation Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memory
US5761695A (en) * 1995-09-19 1998-06-02 Hitachi, Ltd. Cache memory control method and apparatus, and method and apparatus for controlling memory capable of interleave control
US5603010A (en) 1995-12-28 1997-02-11 Intel Corporation Performing speculative system memory reads prior to decoding device code
US6108745A (en) * 1997-10-31 2000-08-22 Hewlett-Packard Company Fast and compact address bit routing scheme that supports various DRAM bank sizes and multiple interleaving schemes
US6003111A (en) * 1997-11-19 1999-12-14 Intel Corporation Bank state tracking method and device
US6742098B1 (en) 2000-10-03 2004-05-25 Intel Corporation Dual-port buffer-to-memory interface
US6219765B1 (en) * 1998-08-03 2001-04-17 Micron Technology, Inc. Memory paging control apparatus
US6401180B1 (en) 1999-01-04 2002-06-04 Advanced Micro Devices, Inc. Bank history table for improved pre-charge scheduling of random access memory banks
US6389514B1 (en) 1999-03-25 2002-05-14 Hewlett-Packard Company Method and computer system for speculatively closing pages in memory
US6400631B1 (en) 2000-09-15 2002-06-04 Intel Corporation Circuit, system and method for executing a refresh in an active memory bank
US6526483B1 (en) 2000-09-20 2003-02-25 Broadcom Corporation Page open hint in transactions
US6553449B1 (en) 2000-09-29 2003-04-22 Intel Corporation System and method for providing concurrent row and column commands
US6697888B1 (en) 2000-09-29 2004-02-24 Intel Corporation Buffering and interleaving data transfer between a chipset and memory modules
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US6507530B1 (en) 2001-09-28 2003-01-14 Intel Corporation Weighted throttling mechanism with rank based throttling for a memory system
US6766385B2 (en) 2002-01-07 2004-07-20 Intel Corporation Device and method for maximizing performance on a memory interface with a variable number of channels
US6795899B2 (en) 2002-03-22 2004-09-21 Intel Corporation Memory system with burst length shorter than prefetch length
US20040015645A1 (en) 2002-07-19 2004-01-22 Dodd James M. System, apparatus, and method for a flexible DRAM architecture
US6888777B2 (en) 2002-08-27 2005-05-03 Intel Corporation Address decode
US7120765B2 (en) 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7469316B2 (en) 2003-02-10 2008-12-23 Intel Corporation Buffered writes and memory page control
US7404047B2 (en) 2003-05-27 2008-07-22 Intel Corporation Method and apparatus to improve multi-CPU system performance for accesses to memory

Also Published As

Publication number Publication date
US20040044832A1 (en) 2004-03-04
DE60315190D1 (de) 2007-09-06
TWI236678B (en) 2005-07-21
WO2004021194A3 (en) 2006-01-12
DE60315190T2 (de) 2007-11-22
CN1788257B (zh) 2011-04-06
AU2003258321A1 (en) 2004-03-19
AU2003258321A8 (en) 2004-03-19
TW200415655A (en) 2004-08-16
WO2004021194A2 (en) 2004-03-11
ATE368257T1 (de) 2007-08-15
US7159066B2 (en) 2007-01-02
EP1573551B1 (de) 2007-07-25
CN1788257A (zh) 2006-06-14
EP1573551A2 (de) 2005-09-14

Similar Documents

Publication Publication Date Title
HK1076522A1 (en) Precharge suggestion
TW200602863A (en) Transaction processing systems and methods utilizing non disk persistent memory
TW200508859A (en) Buffered writes and memory page control
AU2003213840A8 (en) Memory system with burst length shorter than prefetch length
WO2005033865A3 (en) Distributed adaptive rules based dynamic pricing system
WO2006012398A3 (en) Optimized secure media playback control
WO2004027555A3 (en) Processing of transactions with expanded card acceptance
WO2004027554A3 (en) Method and systems for providing merchant services with right-time creation and updating of merchant accounts
WO2004034401A3 (en) Dynamic memory supporting simultaneous refresh and data-access transactions
MX2009008826A (es) Metodo y sistema para facilitar una compra entre un comprador y un vendedor.
WO2000079415A8 (en) Segmentation and processing of continuous data streams using transactional semantics
TW200512650A (en) Store-induced instruction coherency mechanism
WO2005013039A3 (en) Prefetch control in a data processing system
TW200617984A (en) Semiconductor memory devices in which the number of memory banks to be refreshed may be changed and methods of operating the same
HK1075949A1 (en) An apparatus and method for address bus power control
GB2404055B (en) Methods, circuits and systems for utilizing idle time in dynamic frequency scaling cache memories
WO2003088005A3 (en) Systems and methods for performing transactions at a point-of-sale
TW200625077A (en) Integrated circuit for processing data
WO2004008399A8 (en) Methods and systems for effecting payment card transactions
WO2005050471A3 (de) Datenverarbeitungssystem und -vorrichtung
TW200623150A (en) Semiconductor memory device, system with semiconductor memory device, and method for operating a semiconductor memory device
WO2004051628A3 (en) Data structures for context based rule application
TW200609916A (en) Decoding method and apparatus for mp3 decoder
WO2001007987A3 (en) Systems and methods for the completion of transactions
ITRM20020656A1 (it) Metodo per l'autorizzazione di delegazioni di pagamento, in particolare per pagamenti effettuati su internet con carte di credito, e relativo sistema.

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20180822