GB983550A - Improvements in or relating to storage matrices - Google Patents
Improvements in or relating to storage matricesInfo
- Publication number
- GB983550A GB983550A GB837361A GB837361A GB983550A GB 983550 A GB983550 A GB 983550A GB 837361 A GB837361 A GB 837361A GB 837361 A GB837361 A GB 837361A GB 983550 A GB983550 A GB 983550A
- Authority
- GB
- United Kingdom
- Prior art keywords
- pulse
- matrix
- source
- write
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/06—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element
- G11C11/06007—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element using a single aperture or single magnetic closed circuit
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/06—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element
- G11C11/06007—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element using a single aperture or single magnetic closed circuit
- G11C11/06014—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element using a single aperture or single magnetic closed circuit using one such element per bit
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Electronic Switches (AREA)
- Semiconductor Memories (AREA)
Abstract
983, 550. Electrical digital data storage apparatus. SIEMENS & HALSKE A.G. March 7, 1961 [March 7, 1960], No. 8373/61. Heading G4C. [Also in Division H3] Read and write functions of a saturable magnetic core matrix are effected with the use of single row and column wires half-write pulses being applied to one end of the wires and half-read pulses being applied to the other end of the wires, each wire when inactive being disconnected at both ends but being held at a potential equal to that of a half-write or read pulse. If the matrix wires are not driven directly but over a saturable cored transformer, the primaries of the driving transformers may be driven from one end or the other for reading or writing and both ends may be disconnected in the idle condition while the winding is held at the pulse potential. As shown in Fig. 1 a 4 x 4 matrix has four row and four column wires. By connecting one of the two transistors T1 and T2 and one of the two transistors T7 and T8 to conduct, a unique row wire is connected and is driven by a negative pulse from source XS. By connecting of two transistors T9 and T10 and one of two transistors T3 and T4 to conduct, a unique row wire is connected and is driven by a negative pulse from source XL. A half-write pulse from XS is always accompanied by a half-write pulse from a source YS similarly connected by transistor switches to the column wires. A half-read pulse from XL is always accompanied by a halfread pulse from a source YL similarly connected by transistor switches to the column wires. Choice of each pair of switches to select a row and column wire for coicindent current working of the matrix cores is effected by an address register AR. A clock pulse source T synchronises events. As shown for the top row wire alone, negative pulse potential is connected over a resistor to the wire to protect it from transients arising from the capacitance of the wire's diodes and transistor switches. As shown in Fig. 2 the driving circuitry may be applied to the primaries of saturable cored transformers U1 to U4 and U5 to U8, the secondaries being connected to drive the row and column windings. Each primary transformer winding is connected between two co-ordinate sets of driving wires one or other co-ordinate set being chosen to drive the windings depending on whether a positive read or a negative write pulse is required in the secondary. Thus if the transistors of a switch S are active one matrix is connected up by its terminal gating transistors for each co-ordinate of the matrix and, by command from an address register AR, one primary winding is pulsed in a sense to produce a half write pulse in its associated secondary winding and matrix wire. The write pulses are generated from source XS for one co-ordinate and YS for the other co-ordinate of the storage matrix. Similarly, if a read function is required the other primary winding drive matrices are connected up and pulse sources XL and YL pulse the selected primary windings in the opposite sense to produce the half-read pulses. In the arrangement shown in Fig. 3, instead of gating the transformer primary winding over rectifiers, two primary windings may be used of which one is connected as a cross point of one drive matrix and the other is connected as a cross-point of the second matrix. The drive matrix for half-write pulses (only one matrix co-ordinate drive arrangement being shown) is connected up by switch LS to pass a pulse from source IGS gate to the selected primary by address register sections TD. Similarly the read function is pursued by switch LS and pulse source IGL over the other drive matrix for the second primary windings.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE1960S0067452 DE1273583B (en) | 1960-03-07 | 1960-03-07 | Magnetic core storage matrix |
Publications (1)
Publication Number | Publication Date |
---|---|
GB983550A true GB983550A (en) | 1965-02-17 |
Family
ID=7499564
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB837361A Expired GB983550A (en) | 1960-03-07 | 1961-03-07 | Improvements in or relating to storage matrices |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE1273583B (en) |
GB (1) | GB983550A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1209212B (en) * | 1980-04-29 | 1989-07-16 | Sits Soc It Telecom Siemens | DECODING FOR A MODULAR MAGNETIC CORE MEMORY COMPLEX. |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB762057A (en) * | 1953-11-30 | 1956-11-21 | Gen Electric | Improvements in or relating to electronic magnetic recording systems |
US3172087A (en) * | 1954-05-20 | 1965-03-02 | Ibm | Transformer matrix system |
NL218497A (en) * | 1956-06-30 | |||
NL221678A (en) * | 1956-10-17 |
-
1960
- 1960-03-07 DE DE1960S0067452 patent/DE1273583B/en active Pending
-
1961
- 1961-03-07 GB GB837361A patent/GB983550A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE1273583B (en) | 1968-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB863153A (en) | Improvements in drivers for magnetic core memory systems | |
GB861328A (en) | Improvements in magnetic core storage matrices | |
GB871632A (en) | Matrix storage device | |
GB1042043A (en) | ||
GB940634A (en) | Driving arrangements for a three-dimensional magnetic core matrix | |
GB983550A (en) | Improvements in or relating to storage matrices | |
GB960728A (en) | Memory sensing circuit | |
GB882771A (en) | Improvements in or relating to coincident-current magnetic matrix storage systems | |
GB850845A (en) | Magnetic memory device | |
GB789478A (en) | Improvements in or relating to magnetic switching circuits including junction transistors | |
GB1076212A (en) | Selection apparatus | |
GB998948A (en) | Content addressable memory | |
US3178692A (en) | Memory sensing system | |
GB984222A (en) | Negative resistance diode storage circuits | |
GB902997A (en) | Electrical pulse generator | |
GB953136A (en) | Circuit arrangement for controlling a ferrite core matrix | |
GB939235A (en) | Improvements in or relating to magnetic matrix memory devices | |
GB967251A (en) | Improvements in or relating to matrix switching arrangements | |
SU411519A1 (en) | ||
GB1138297A (en) | Write and read circuit arrangement for a magnetic core storage device | |
SU385396A1 (en) | SWITCH | |
GB977080A (en) | Improvements relating to two state electronic switching arrangements | |
GB1119269A (en) | Magnetic core buffer storage | |
GB1085590A (en) | Improvements in or relating to magnetic core stores | |
GB1062235A (en) | Information storage apparatus |