GB975958A - Improvements in and relating to arithmetic circuitry - Google Patents

Improvements in and relating to arithmetic circuitry

Info

Publication number
GB975958A
GB975958A GB22583/61A GB2258361A GB975958A GB 975958 A GB975958 A GB 975958A GB 22583/61 A GB22583/61 A GB 22583/61A GB 2258361 A GB2258361 A GB 2258361A GB 975958 A GB975958 A GB 975958A
Authority
GB
United Kingdom
Prior art keywords
trigger
bit
word
circuit
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB22583/61A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB975958A publication Critical patent/GB975958A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Digital Magnetic Recording (AREA)
  • Complex Calculations (AREA)
GB22583/61A 1960-07-11 1961-06-22 Improvements in and relating to arithmetic circuitry Expired GB975958A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US42114A US3209131A (en) 1960-07-11 1960-07-11 Computer circuit for performing serial addition and subtraction
DEJ0020205 1961-07-10

Publications (1)

Publication Number Publication Date
GB975958A true GB975958A (en) 1964-11-25

Family

ID=25982313

Family Applications (1)

Application Number Title Priority Date Filing Date
GB22583/61A Expired GB975958A (en) 1960-07-11 1961-06-22 Improvements in and relating to arithmetic circuitry

Country Status (4)

Country Link
US (1) US3209131A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE1302504B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB975958A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL265998A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4380051A (en) * 1980-11-28 1983-04-12 Motorola, Inc. High speed digital divider having normalizing circuitry

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2346616A (en) * 1940-05-13 1944-04-11 Ncr Co Multiplying machine
NL139156B (nl) * 1947-03-25 Montedison Spa Werkwijze om cyclododecatrieen-1,5,9 en derivaten te bereiden.
FR1041729A (fr) * 1951-04-17 1953-10-26 Electronique & Automatisme Sa Perfectionnements aux circuits pour l'addition et la soustraction de nombres
GB738269A (en) * 1952-04-16 1955-10-12 British Tabulating Mach Co Ltd Improvements in or relating to electronic calculating apparatus
FR1077056A (fr) * 1953-03-19 1954-11-04 Electronique & Automatisme Sa Convertisseur algébrique perfectionné
US2962214A (en) * 1955-11-28 1960-11-29 Epsco Inc Function generating apparatus

Also Published As

Publication number Publication date
NL265998A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE1302504B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1970-10-22
US3209131A (en) 1965-09-28

Similar Documents

Publication Publication Date Title
US3304418A (en) Binary-coded decimal adder with radix correction
GB892433A (en) Improvements in and relating to program controlled electronic data processing machines
GB1098329A (en) Data processing device
US3302183A (en) Micro-program digital computer
GB1020940A (en) Multi-input arithmetic unit
US3591787A (en) Division system and method
US2856595A (en) Control apparatus for digital computing machinery
US3495222A (en) Program controlled electronic computer
US3571803A (en) Arithmetic unit for data processing systems
US3535498A (en) Matrix of binary add-subtract arithmetic units with bypass control
US3202805A (en) Simultaneous digital multiply-add, multiply-subtract circuit
GB938188A (en) Improvements in and relating to electronic computers
Bloch et al. The logical design of the Raytheon computer
GB1241983A (en) Electronic computer
US3641329A (en) Improvements in electronic computer keyboard control
GB975958A (en) Improvements in and relating to arithmetic circuitry
US3051387A (en) Asynchronous adder-subtractor system
US3539790A (en) Character oriented data processor with floating decimal point multiplication
US3531632A (en) Arithmetic system utilizing recirculating delay lines with data stored in polish stack form
US2928600A (en) Binary to decimal radix conversion apparatus
US4570056A (en) Automatically adaptable radix conversion system for use with variable length input numbers
GB886421A (en) Improvements in or relating to data processing apparatus
US3521043A (en) Ripple-free binary coded decimal accumulator forming correct result during single memory accessing cycle
GB1053686A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3622768A (en) Dual key depression for decimal position selection