GB916992A - Improvements in or relating to telecommunication systems - Google Patents
Improvements in or relating to telecommunication systemsInfo
- Publication number
- GB916992A GB916992A GB2021759A GB2021759A GB916992A GB 916992 A GB916992 A GB 916992A GB 2021759 A GB2021759 A GB 2021759A GB 2021759 A GB2021759 A GB 2021759A GB 916992 A GB916992 A GB 916992A
- Authority
- GB
- United Kingdom
- Prior art keywords
- register
- speed
- registers
- channel
- slave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Time-Division Multiplex Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
916,992. Automatic exchange systems. STANDARD TELEPHONES & CABLES Ltd. June 10, 1960 [June 12, 1959], No. 20217/59. Class 40 (4) An exchange has groups of lines served by separate time division multiplex highways each having its own high-speed slave register, the contents of which are scanned at the frequency of the multiplex system, the slave registers being controlled by a slow-speed master register scanned at a frequency which is a sub-multiple of the frequency of the multiplex system and with a capacity equal to that of all the slave registers combined. A time-division-multiplex control system for a time-division-multiplex or space-multiplex exchange is shown in Fig. 1. High-speed slave registers SM with access selectors SAS control transmission gates STGC having access to one of a number of highways over a line-finder switch LAS. A slow-speed master register MM having space to duplicate the information in all the slave registers SM, and having means to process information according to supervisory data obtained from the transmission gates STGC, periodically feeds the high-speed slave registers to keep them up-todate. If there are 21 highways served by as many high-speed registers SM and each highway has 25 channels, then with the high-speed registers scanned at four times the speed of the slow-speed master register MM the master register may be associated with all the channels of the high-speed registers in the sequence SM1, channel 1; SM2, channel 5; SM3, channel 9; and so on. The registers are ferrite core matrices, the rows of which are read serially and define channel time positions. The registers may alternatively be sonic delay lines not needing access selectors. Fig. 3 shows the manner in which a row of the slow-speed register MM is interrogated and processed is conjunction with an associated row of a highspeed slave register which is read out in the first half of a channel time position and is written back in the second half. Each row of MM is given four channel periods in the first of which the row is read out to control circuit ML. In the second period the information in ML is gated to the control circuit SL of the high-speed register SM associated with MM in this time channel and overrides the information otherwise written back into the register SM. It is possible, however, that if the addresses in the registers are written in an error-checking code with error-checking circuits provided, an erroneous code from the slow-speed register MM can be inhibited and the code received from SM by SL can be accepted. For the remaining 524 channel positions before this channel is associated with the register MM once more, the high-speed register SM is autonomous in controlling the transmission gate STGC. Supervisory signals are received by the control circuit ML of register MM over the gates STGC during the third channel time of the interrogation period of a row of MM and after a processing interval the row is brought up to date by a writing function of ML in the fourth channel time. As shown in Fig. 1, a delay circuit DL is employed with gates such as G2, G4, to gather supervisory signals from the transmission gates STGC and to preserve a correct phase relationship between the time when a channel is controlled by SL and the time when processing pertinent to that channel takes place in the register MM. Gates such as G1, G3 govern the writing of information from MM into the registers SM. Fig. 2 shows the provision of a substitute control circuit SLX which is switched in with a substitute high-speed slave register if one of the regular slave registers is found to be faulty. This entails reading out all the rows of MM pertinent to the faulty store and writing them into the substitute store. These rows may be read out in an uninterrupted sequence with a consequent break in the sequence in which the regular stores are interrogated. Alternatively, a spare period may be permanently provided in the slow-speed register cycle whereby the substitute register may be written up whenever this is necessary. Specifications 765,681 and 822,297 are referred to.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL252360D NL252360A (en) | 1959-06-12 | ||
GB2021759A GB916992A (en) | 1959-06-12 | 1959-06-12 | Improvements in or relating to telecommunication systems |
US34452A US3157744A (en) | 1959-06-12 | 1960-06-07 | System for coordinating a plurality of synchronized time division multiplex systems |
DEJ18259A DE1135056B (en) | 1959-06-12 | 1960-06-10 | Circuit arrangement for telephone exchanges with a plurality of time division multiple systems |
CH664160A CH390328A (en) | 1959-06-12 | 1960-06-10 | Telecommunication system with a number of time division multiplex systems |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2021759A GB916992A (en) | 1959-06-12 | 1959-06-12 | Improvements in or relating to telecommunication systems |
Publications (1)
Publication Number | Publication Date |
---|---|
GB916992A true GB916992A (en) | 1963-01-30 |
Family
ID=10142333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2021759A Expired GB916992A (en) | 1959-06-12 | 1959-06-12 | Improvements in or relating to telecommunication systems |
Country Status (4)
Country | Link |
---|---|
CH (1) | CH390328A (en) |
DE (1) | DE1135056B (en) |
GB (1) | GB916992A (en) |
NL (1) | NL252360A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL111844C (en) * | 1959-10-20 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE499426A (en) * | 1949-11-24 | |||
NL102397C (en) * | 1955-12-28 | |||
DE1042034B (en) * | 1956-09-07 | 1958-10-30 | Siemens Ag | Procedure and arrangement for choosing a free one from a large number of facilities |
-
0
- NL NL252360D patent/NL252360A/xx unknown
-
1959
- 1959-06-12 GB GB2021759A patent/GB916992A/en not_active Expired
-
1960
- 1960-06-10 DE DEJ18259A patent/DE1135056B/en active Pending
- 1960-06-10 CH CH664160A patent/CH390328A/en unknown
Also Published As
Publication number | Publication date |
---|---|
CH390328A (en) | 1965-04-15 |
NL252360A (en) | |
DE1135056B (en) | 1962-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3678205A (en) | Modular switching network | |
GB1108804A (en) | Improvements relating to electronic data processing systems | |
GB1066924A (en) | Improvements in or relating to memory arrangements | |
EP0335848A1 (en) | Packet data switch for transferring data packets from one or a plurality of incoming data links to one or a plurality of outgoing data links | |
GB977420A (en) | Control system for communication network | |
US3737873A (en) | Data processor with cyclic sequential access to multiplexed logic and memory | |
US3883855A (en) | Control system for a digital switching network | |
GB1071692A (en) | Digital signal processing system | |
US3046528A (en) | Transfer mechanism for storage devices | |
GB960511A (en) | Improvements to pulse transmission system | |
GB981174A (en) | Electrical signalling systems and automatic telephone exchanges | |
GB1270472A (en) | High-capacity time division multiplex switching network having blocking characteristics | |
GB916992A (en) | Improvements in or relating to telecommunication systems | |
GB1095377A (en) | ||
GB1470702A (en) | Control circuit for a digital switching system | |
US3281536A (en) | Pcm switching stage and its associated circuits | |
US3920920A (en) | Data insertion in the speech memory of a time division switching system | |
US3436733A (en) | Supervisory control register buffer | |
US4023145A (en) | Time division multiplex signal processor | |
US3453607A (en) | Digital communications system for reducing the number of memory cycles | |
US3689701A (en) | Multisignaller associated with a time division multiplex switching center | |
GB1087575A (en) | Communications accumulation and distribution | |
GB1394894A (en) | Synchronising unit for a time-division switching centre | |
ES252470A1 (en) | Availability memory for telecommunication switching links | |
GB1300003A (en) | Telecommunication exchanges |