GB2616601B - Sub-vector-supporting instruction for scalable vector instruction set architecture - Google Patents

Sub-vector-supporting instruction for scalable vector instruction set architecture Download PDF

Info

Publication number
GB2616601B
GB2616601B GB2203431.8A GB202203431A GB2616601B GB 2616601 B GB2616601 B GB 2616601B GB 202203431 A GB202203431 A GB 202203431A GB 2616601 B GB2616601 B GB 2616601B
Authority
GB
United Kingdom
Prior art keywords
vector
instruction
sub
set architecture
supporting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
GB2203431.8A
Other languages
English (en)
Other versions
GB202203431D0 (en
GB2616601A (en
Inventor
Martinez Vicente Alejandro
Sun Peng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
ARM Ltd
Advanced Risc Machines Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ARM Ltd, Advanced Risc Machines Ltd filed Critical ARM Ltd
Priority to GB2203431.8A priority Critical patent/GB2616601B/en
Publication of GB202203431D0 publication Critical patent/GB202203431D0/en
Priority to US18/844,296 priority patent/US20250156184A1/en
Priority to PCT/GB2022/053244 priority patent/WO2023170373A1/en
Priority to IL314882A priority patent/IL314882A/en
Priority to JP2024551945A priority patent/JP2025507837A/ja
Priority to KR1020247033147A priority patent/KR20240159595A/ko
Priority to CN202280093265.3A priority patent/CN118829969A/zh
Priority to EP22826607.8A priority patent/EP4490612A1/en
Priority to TW112105151A priority patent/TW202403546A/zh
Publication of GB2616601A publication Critical patent/GB2616601A/en
Application granted granted Critical
Publication of GB2616601B publication Critical patent/GB2616601B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001Arithmetic instructions
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/3004Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043LOAD or STORE instructions; Clear instruction
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098Register arrangements
    • G06F9/30105Register structure
    • G06F9/30109Register structure having multiple operands in a single register
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G06F9/38873Iterative single instructions for multiple data lanes [SIMD]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G06F9/38873Iterative single instructions for multiple data lanes [SIMD]
    • G06F9/38875Iterative single instructions for multiple data lanes [SIMD] for adaptable or variable architectural vector length

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
GB2203431.8A 2022-03-11 2022-03-11 Sub-vector-supporting instruction for scalable vector instruction set architecture Active GB2616601B (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
GB2203431.8A GB2616601B (en) 2022-03-11 2022-03-11 Sub-vector-supporting instruction for scalable vector instruction set architecture
CN202280093265.3A CN118829969A (zh) 2022-03-11 2022-12-15 用于可缩放向量指令集架构的子向量支持指令
PCT/GB2022/053244 WO2023170373A1 (en) 2022-03-11 2022-12-15 Sub-vector-supporting instruction for scalable vector instruction set architecture
IL314882A IL314882A (en) 2022-03-11 2022-12-15 Sub-vector-supporting instruction for scalable vector instruction set architecture
JP2024551945A JP2025507837A (ja) 2022-03-11 2022-12-15 スケーラブルベクトル命令セットアーキテクチャのためのサブベクトルサポート命令
KR1020247033147A KR20240159595A (ko) 2022-03-11 2022-12-15 스케일링 가능한 벡터 명령어 세트 아키텍처를 위한 서브벡터 지원 명령어
US18/844,296 US20250156184A1 (en) 2022-03-11 2022-12-15 Sub-vector-supporting instruction for scalable vector instruction set architecture
EP22826607.8A EP4490612A1 (en) 2022-03-11 2022-12-15 Sub-vector-supporting instruction for scalable vector instruction set architecture
TW112105151A TW202403546A (zh) 2022-03-11 2023-02-14 用於可擴縮向量指令集架構的子向量支援指令

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB2203431.8A GB2616601B (en) 2022-03-11 2022-03-11 Sub-vector-supporting instruction for scalable vector instruction set architecture

Publications (3)

Publication Number Publication Date
GB202203431D0 GB202203431D0 (en) 2022-04-27
GB2616601A GB2616601A (en) 2023-09-20
GB2616601B true GB2616601B (en) 2024-05-08

Family

ID=81254804

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2203431.8A Active GB2616601B (en) 2022-03-11 2022-03-11 Sub-vector-supporting instruction for scalable vector instruction set architecture

Country Status (9)

Country Link
US (1) US20250156184A1 (https=)
EP (1) EP4490612A1 (https=)
JP (1) JP2025507837A (https=)
KR (1) KR20240159595A (https=)
CN (1) CN118829969A (https=)
GB (1) GB2616601B (https=)
IL (1) IL314882A (https=)
TW (1) TW202403546A (https=)
WO (1) WO2023170373A1 (https=)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0205809A2 (en) * 1985-06-17 1986-12-30 International Business Machines Corporation Vector processing
US20150227367A1 (en) * 2014-02-07 2015-08-13 Arm Limited Data processing apparatus and method for performing segmented operations
EP3125108A1 (en) * 2015-07-31 2017-02-01 ARM Limited Vector processing using loops of dynamic vector length

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2540939B (en) * 2015-07-31 2019-01-23 Advanced Risc Mach Ltd An apparatus and method for performing a splice operation
US10108581B1 (en) * 2017-04-03 2018-10-23 Google Llc Vector reduction processor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0205809A2 (en) * 1985-06-17 1986-12-30 International Business Machines Corporation Vector processing
US20150227367A1 (en) * 2014-02-07 2015-08-13 Arm Limited Data processing apparatus and method for performing segmented operations
EP3125108A1 (en) * 2015-07-31 2017-02-01 ARM Limited Vector processing using loops of dynamic vector length

Also Published As

Publication number Publication date
US20250156184A1 (en) 2025-05-15
EP4490612A1 (en) 2025-01-15
JP2025507837A (ja) 2025-03-21
WO2023170373A1 (en) 2023-09-14
TW202403546A (zh) 2024-01-16
GB202203431D0 (en) 2022-04-27
KR20240159595A (ko) 2024-11-05
CN118829969A (zh) 2024-10-22
IL314882A (en) 2024-10-01
GB2616601A (en) 2023-09-20

Similar Documents

Publication Publication Date Title
GB202010009D0 (en) Vector
GB202317021D0 (en) Enhanced motion vector prediction
EP3967039C0 (en) SUB-BLOCK BASED TEMPORAL MOTION VECTOR PREDICTION FOR VIDEO CODING
GB202019108D0 (en) Vector
IL284709A (en) Vector string search instruction
GB2619583B (en) Enhancements for 5G satelitte architecture
ZA202105874B (en) Perform cryptographic computation scalar multiply instruction
GB2588271B (en) Cloud-based image rendering for video stream enrichment
GB2616601B (en) Sub-vector-supporting instruction for scalable vector instruction set architecture
IL318943A (en) Multiple-external-product instruction
GB202302872D0 (en) Branch prediction using hypervectors
GB202204674D0 (en) Translation load instruction
GB202302596D0 (en) Instruction dispatch routing
GB2599652B (en) Masked-vector-comparison instruction
IL320023A (en) Dual cell-to-cell gene transfer vector
GB202305987D0 (en) Subset instruction set architecture
IL308356A (en) Vector system
GB202404666D0 (en) Vector combinations instruction
GB2634041B (en) Narrowing vector store instruction
EP3963891A4 (en) MOTION VECTOR PREDICTION FOR VIDEO ENCODING
GB202117039D0 (en) Techniques for controlling vector processing operations
GB2634042B (en) Widening vector load instruction
GB202307366D0 (en) Vector
GB202212476D0 (en) Vector
GB202207077D0 (en) Vector