GB2601989A - An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry - Google Patents

An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry Download PDF

Info

Publication number
GB2601989A
GB2601989A GB2016114.7A GB202016114A GB2601989A GB 2601989 A GB2601989 A GB 2601989A GB 202016114 A GB202016114 A GB 202016114A GB 2601989 A GB2601989 A GB 2601989A
Authority
GB
United Kingdom
Prior art keywords
chip
layer
integrated circuit
circuitry
electrical component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB2016114.7A
Other versions
GB202016114D0 (en
GB2601989B (en
Inventor
Summerland David
Knight Luke
Light Roger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Search For the Next Ltd
Original Assignee
Search For the Next Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Search For the Next Ltd filed Critical Search For the Next Ltd
Priority to GB2016114.7A priority Critical patent/GB2601989B/en
Publication of GB202016114D0 publication Critical patent/GB202016114D0/en
Publication of GB2601989A publication Critical patent/GB2601989A/en
Application granted granted Critical
Publication of GB2601989B publication Critical patent/GB2601989B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772—Physical layout of the record carrier
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/12—Supports; Mounting means
    • H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2208—Supports; Mounting means by structural association with other equipment or articles associated with components used in interrogation type services, i.e. in systems for information exchange between an interrogator/reader and a tag/transponder, e.g. in Radio Frequency Identification [RFID] systems
    • H01Q1/2225—Supports; Mounting means by structural association with other equipment or articles associated with components used in interrogation type services, i.e. in systems for information exchange between an interrogator/reader and a tag/transponder, e.g. in Radio Frequency Identification [RFID] systems used in active tags, i.e. provided with its own power source or in passive tags, i.e. deriving power from RF signal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/12—Supports; Mounting means
    • H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/36—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
    • H01Q1/38—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/40—Radiating elements coated with or embedded in protective material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6611—Wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6661—High-frequency adaptations for passive devices
    • H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48092—Helix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/732—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/735—Lateral transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/8613—Mesa PN junction diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Theoretical Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

An RFID chip has first and second outer layers 21A, 21B providing external electrical contact between the chip and an antenna 12 arranged in the substrate 11 (figure 1B). The processor chip 2 is edge mounted on the antenna substrate 11. The chip comprises vertical bipolar transistors used in the chip’s RFID circuitry. The RFID power circuit (figure 3) is arranged so that the AC voltage at the transistor 30 collector is positive a leakage current through the reverse biased diode 30B switches the transistor ON allowing current to flow between the collector emitter terminals of the transistor to input 31A. When the AC voltage at the collector is negative, diode 30C is forward bias allowing current to flow from the first input 31 towards the antenna 10. The rectifier circuit 31 provides a modulated direct current (DC) signal at its output 31C which is received at an input 32A of RFID circuitry 32. The modulated direct current (DC) is used by the RFID circuitry 32 both to power the circuitry 32 and as a data input signal.

Description

An Integrated Circuit Chip Assembly and a Method of Mounting an Integrated Circuit Chip to External Circuitry The invention relates to a novel integrated circuit (IC) chip assembly and method of assembling an IC chip with external circuitry.
According to a first aspect of the invention there is provided an integrated circuit assembly comprising a discrete electrical component and a chip having a layered structure that defines integrated circuitry including processing circuitry for processing data received from the discrete electrical component; wherein the layer structure of the chip includes: first and second outer layers providing respective first and second electrical contacts by which the discrete electrical component makes electrical connection with the chip; and multiple inner layers between the first and second outer layers that include: a partitioned semiconductor layer defining multiple regions that are each electrically isolated from one another by a partition; wherein one or more of the multiple regions provide a substrate for integrated electronic devices of the processing circuitry; one or more device layers in and/or on the substrate to provide the integrated electrical devices of the processing circuitry; a trace layer lying between the partitioned semiconductor layer and the first outer layer, the trace layer being electrically conductive and patterned to provide conductive features for electrically interconnecting the integrated electronic devices of the processing circuitry, and the processing circuitry to the first electrical contact; in which the layer structure defines bypass circuit including a vertical bipolar junction transistor (BIT) to provide electrical connection between the second contact and the processing circuitry via the trace laver; and wherein another of the multiple regions of the semiconductor layer provide a base region of the vertical BIT.
According to a second aspect of the invention there is provided an integrated circuit chip having a layered structure that defines an integrated circuit including processing circuitry for processing data received from a discrete electrical component connected to it; wherein the layer structure of the chip includes. first and second outer layers -2 -providing respective first and second electrical contacts by which the discrete electrical component makes electrical connection with the chip; and multiple inner layers between the first and second outer layers that include a partitioned semiconductor layer defining multiple regions that are each electrically isolated from one another by the partition; wherein one or more of the regions provide a substrate for integrated electronic components of the processing circuitry; one or more device layers in and/or on the substrate to provide the electrical devices of the processing circuitry; a trace layer lying between the semiconductor layer and the first outer layer, the trace layer being electrically conductive and patterned to provide conductive features for electrically interconnecting the integrated electronic devices, and for connecting the processing circuitry to the first electrical contact, in which the layer structure defines circuitry including a vertical bipolar junction transistor (BIT) to provide electrical connection between the second contact and the processing circuitry via the trace layer; and wherein another of the multiple regions of the semiconductor layer provide a base region of the vertical BJT.
The following may apply to either aspect of the invention.
Through this arrangement signals received at the second contact, pass through the base of the vertical BJT, e.g. from the collector to the emitter, thus connecting the second contact to the trace layer and thus to processing circuitry, by-passing the substrate, without the need for additional interconnection layers or metallic vias between the outer layers.
Consequently, the layer structure may be constructed using metallic layers only to provide the first and second contacts.
The trace layer may be comprised from doped polysilicon. Alternatively, though less preferred, it may be comprised from a metal.
The processing circuitry may comprise a rectifier circuit, and the bypass circuit is arranged to pass an alternating current signal received at the second contact to the rectifier circuit. -3 -
The multiple inner layers between the first and second outer layers may further include a collector layer comprised from a semiconductor material; the collector layer lying between the partitioned semiconductor layer and the second outer layer, and in direct contact with the partitioned semiconductor layer so as to provide a collector region of the vertical BJT.
The collector may be in direct contact with the second contact in addition to being in direct contact with the partitioned semiconductor layer. As such the collector of the BJT may provide an input and/or output of the chip.
The bypass circuit may include a first diode positioned within the bypass circuit between a base of the transistor and the second contact, and which is implemented by a junction between a further region of the multiple regions of the partitioned semiconductor layer and the collector layer, and which connects to the base region through the trace layer. Through this arrangement a signal is present at the second contact produces a leakage current through the diode switching the vertical BJT ON.
The bypass circuit may include a second diode positioned within the bypass circuit between the second contact and the processing circuitry, and which is implemented by a junction between another region of the multiple regions of the partitioned semiconductor layer and the collector layer, and which connects to the processing circuitry through the trace layer. Through the combination of the vertical BJT and second diode in parallel the by-pass circuit is able to carry alternating current signals between the discrete electrical component and the rectifier circuit.
The layer structure may be arranged such that multiple of the multiple regions provide separate base regions for respective multiple separate vertical BJTs of the integrated circuitry, and in which the collector layer provides a common collector for the multiple vertical BJTs.
The regions of the partitioned semiconductor layer may be partitioned from one another by one or more trenches that extend wholly through the semiconductor layer, and optionally into the collector layer. -4 -
The integrated circuit assembly may comprise an RFID assembly and the discrete electrical component may comprise an antenna.
Where the layer structure is arranged such that another of the multiple regions provides a separate base region of a second vertical BJT of the integrated circuitry, and in which the collector layer provides a collector for the second multiple vertical BJT, the second vertical BJT may provide connection between an output of the processing circuitry and the antenna through the second contact.
According to a third aspect of the invention there is provided an integrated circuit assembly comprising a discrete electrical component and a chip having a layered structure that provides an integrated circuit; wherein the chip is surface mounted onto a face of the discrete electrical component such as to provide electrical interconnection between the electrical component and the integrated circuit, characterised in that the chip is oriented relative to the discrete electrical component such that the layers of the layered structure are oriented non-parallel with the face o the discrete electrical component.
According to a fourth aspect of the invention there is provided an electrical circuit for implementation in an integrated circuit chip providing connection between a first terminal of the chip and a processing and recertify circuitry of the chip in order to carry an AC signal between the first terminal and the processing and recertify circuitry; wherein the electrical circuit comprises: a bipolar junction transistor (BJT) arranged so that: its collector connected to the first terminal; its emitted is connected to a first input of a rectifier circuit of the processing and rectifying circuitry;its base is connected to the first terminal though a first diode; the circuit also comprising a second diode connected between the first terminal and the first input of a rectifier circuit, across the BJT; wherein the first diode is selected such that when the voltage at the first terminal is positive the first diode is reversed biased and allows a leakage current through it sufficient to turn the transistor ON.
The invention will now be described by way of example with reference to the following figures in which: -5 -Figure "IA is simplified schematic section view of a radio frequency identification (REID) assembly; Figure 1B is a simplified schematic plan view of the RED assembly; Figure 2 is a simplified circuit diagram of the integrated circuitry of the chip; Figure 3 is a simplified schematic section of the chip; and Figure 4 illustrates a simplified schematic of a variant RFID assembly.
Figure IA shows, schematically, a section view through a passive RFID device I. The REID device 1 comprises an antenna 10 on which is mounted a semiconductor chip 20 providing integrated circuitry that carries out storage and processing functions of the device I. The antenna 10 comprises a substrate 11 of an electrically insulating material, such as a polyester. The substrate 11 may take the form of a thin flexible film. The substrate 11 carries an electrically conductive track 12 that extends between contact pads 13A 13B to receive an alternating current signal outputted from the chip 20 and propagate corresponding radio frequency signals into space and vice versa. The substrate 11 also includes a protective, electrically insulating, coating 14 that lies over the conductive track 12. Windows in the coating 14 leave the contact pads 13 exposed for connection to the chip 20.
The semiconductor chip 20 has a stacked multi-layered structure that forms the integrated electrical components and traces of the integrated circuitry.
The semiconductor chip 20 is mounted onto the substrate 11 in an orientation such that layers 21 of the stacked multi-layered structure lie in planes that are substantially orthogonal to a surface 15 of the antenna 10 provided by the coating 14 against which the chip 20 is mounted. Expressed another way, the axis x-x (stacking axis) about which the layers 21 of the chip 20 are stacked, lie substantially parallel to the surface 15. -6 -
With this arrangement both outer layers 21A, 21B of the stack, conventionally the 'bottom' and 'top' layers, have principle faces 21AF 21BF that are exposed.
Taking advantage of this arrangement, the outer layers 21A 21B are metallic to provide contacts for connection to the antenna 10. The chip 20 is positioned such that the first outer layer 2IA lies immediately adjacent a first of the antenna contact pads 13A and the second outer layer 21B lies immediately adjacent a second of the antenna contact pads 13B. A conventional bonding technique, e.g. soldering, is used to mechanically fasten and electrically connect the outer layers 21A 21B of the chip 20 to the contact pads 13A 13B of the antenna 10.
The track 12, which takes a circuitous route between the contact pads 13, comprises one or more sections 13C that extend from one side of the chip to an opposite side of the chip by passing directly underneath the chip 20 as shown in Fig 1B Where the tracks pass under the chip 20, they remain electrically isolated from the chip 20 by the coating 14.
With reference to Figure 2, the integrated circuitry of the microchip 20 includes a power circuit 30, a rectifier circuit 31 having first and second alternating current (AC) inputs 31A, 31B and a direct current (DC) output 31C, and RFID circuitry 32 The two inputs 31A 31B of the rectifier circuit 31 are connected to the respective two antenna terminals 13A 13B of the antenna 10. The first input 31A is connected to the antenna terminal via a power circuit 30.
The power circuit 30 carries AC signals between the antenna 10 and the first input 31A of the rectifier circuit 31 so as to allow for AC signals to be carried there between The power circuit 30 takes a form that can be implemented by the layer structure of the chip 20 to route the AC signal from the first contact 21 without need of metal layers within the layered structure in addition to those used to provide contacts 21A 21B.
The power circuit 30 comprises a bipolar junction transistor 30A. The collector of the transistor 30A is connected to the antenna 10 and the emitter to the first input -7 - 31A. The base of the transistor 30A is also connected to the antenna 10 through a first diode 30B with the first diode's 30A anode connected to the base of the transistor 30A A second diode 30C is arranged across the transistor 30A between the antenna 10 and the first input 31A of the rectifier circuit 31.
When the AC voltage at the collector is positive a leakage current through the reverse biased diode 30B switches the transistor ON allowing current to flow between the collector emitter terminals of the transistor to input 31A. When the AC voltage at the collector is negative, diode 30C is forward bias allowing current to flow from the first input 31 towards the antenna 10.
The rectifier circuit 31 provides a modulated direct current (DC) signal at its output 31C which is received at an input 32A of RFID circuitry 32. The modulated direct current (DC) is used by the RFID circuitry 32 both to power the circuitry 32 and as a data input signal as is conventional in passive RFID devices.
The RFID circuitry 32 provides the conventional functions of storing and processing data and modulating and demodulating signals. An RE output 32B of the RFID circuitry 32 is connected to the antenna 10 through a transistor 33 which modulates the impedance across the antenna 10 in order to transmit RF signals through the antenna 10.
As the particular functioning and features of the RFID circuitry 32 can be conventional and and not pertinent to the present invention, they are not described here in further detail.
Like the power circuitry 30, the transistor 33 is a means that can be implemented by the layer structure of the chip 20 to connect the output of the RF1D circuitry 32 to the first contact 21 without incorporating additional metallic layers into the structure.
Figure 3 is a simplified schematic illustrating an example stacked layer structure for the chip 20 to provide the integrated circuitry of Fig 2 and that allows for the provision of contacts on the outer layers of the stack. The structure is comprised from -8 -layers of different semiconductor materials, e.g. n and p doped silicon, polysilicon, metal as well as one or more electrical insulating layers, e.g. silicon oxide. The structure is fabricated using techniques known to those skilled in the art as well as those described in W02020074930.
The structure comprises a monocrystalline N type layer 200 on which is deposited a monocystalline P type layer 201 Both the N type layer 200 and P type layer 201 may be grown using an epitaxy process.
Extending through the P layer 201 are trenches 202 formed by etching, e.g. by a deep reactive ion etching (DRIE) process such as the Bosch process. The trenches 202 have a depth sufficient to extend entirely through the P layer 201 and into the N layer 200. This ensures each trench 202 extends through the laterally extending PN junction between the N layer 201 and P layer 202. The trenches 202 act to subdivide the P layer 202 into a plurality of regions 201A, 201B, 201C, 201D each electrically isolated from one another by the trenches 202. Each of a number of P regions 201A (only one shown in Fig 3) provides separate base regions for separate vertical bipolar junction NPN transistors in the circuitry. For example, to implement the circuit of Fig 2, three separate regions 201A are needed to implement the bipolar NPN transistor 30A in the power circuit 30, the NPN transistor 31D in the bridge 31 and the NPN transistor 33 at the RFID output 32B. Fig 3 shows the base region for the transistor 30A. One or more further regions 201A may be included for any NPN transistors needed in the RFID circuitry 32.
One or more separate regions 201C provide a substrate for the electronic devices (other than those implemented by vertical NPN transistors) of the rectifier circuit 31 and RFID logic circuitry 32.
Regions 201A and 201C are used to provide respective diodes 30B and 30C of circuit of Fig 2 as further detailed below. -9 -
A highly doped N region 205 is formed in each region 201A to provide respective emitter regions of the separate vertical transistors.
Additionally, multiple separate weaker doped N regions 206 (only two shown) are formed in each region 201C to provide base regions for lateral PNP transistors and other electronic components, e.g. diodes, of the RFID circuitry logic and the rectifier circuit (see items 154 of Fig 3 in W02020074930 and associated text that describes in greater detail an example process for forming the circuitry).
An electrically insulating silicon dioxide layer 207 lies over (e.g. substantially the entire) die and which fills the trench 202. A pattern of windows 208 are formed in the oxide layer 207 to expose portions of the N regions 205, 206 and of the P regions 201A, 201B, 201D.
A patterned layer of doped polysilicon 209 is provided over the oxide layer 207. The polysilicon pattern layer provides conductive traces of the integrated circuitry, including: between the integrated electrical devices of rectifier circuit 31 and RFID circuitry 32, between the transistor 30A and diode 30C and the rectifier circuit 31; between the second input 31B of the rectifier circuit and the first contact 21B for connection to the antenna 10; and between the diode 30B and transistor 30A.
Contact between the polysilicon traces and the N regions 205,206 and the P regions 201A, 201B, 201D is made through the windows 208.
Over the polysilicon layer 209 is provided a second elecui Gaily insulating silicon dioxide layer 210 within which one or more contact windows 211 are formed to connect the desired traces provided by the polysilicon layer 209 with a metal contact layer 212 which lies on the second silicon oxide layer 210 and which provides one of the chip contacts 21B with the antenna. A second metallic layer 213 provided on the -10 -underside (from the view point of Fig 3) of the N type layer 200 provide the other chip contact 21A.
The N layer 200, region 201B and N region 205 provide the respective collector, base and emitter regions of the transistor 30A. The emitter is connected to the rectifier circuit 31 through the polysilicon 209. The collector is connected to the antenna 10 through the contact 21A.
Layer 200 provides a common collector for each vertical NPN transistor within the circuit, e.g. in this example each of transistors 30A, 33 and 31D.
Diode 30B is provided through the junction between the N layer 200 and region 201A. The anode of diode 30B connects to the base of the transistor 30A via a connection provided by the polysilicon layer 209.
Diode 30C is provided through the junction between the N layer 200 and region 201D. A window 208 provides connection between the anode of diode 30C and the polysilicon track 209 that connects between the emitter of the transistor 30A and the rectifier input 31A.
Figure 4, shows a variant RFID assembly which an alternative mounting arrangement between the chip and the antenna In this example the antenna is a spiralled metal wire. This arrangement is suitable for being interred within a carrier body.
Although the invention has been described in relation to an RFID assembly, it is equally applicable to other devices where it is desired to mount a chip onto external circuitry, particularly passive devices where a data signal and power supply are provided through the same chip contacts It will be appreciated that the circuitry could instead be implemented using vertical PNP transistors by reversing the N and P layers With reference to Fig 1, the chip is favourably mounted on its side such that the layers run 90 degrees to the surface 15 as this is an easy arrangement to use.
Nevertheless, the chip may be mounted at other angles such that the layers run non-parallel with surface 15.

Claims (1)

  1. -12 -Claims I. An integrated circuit assembly comprising a discrete electrical component and a chip having a layered structure that defines integrated circuitry including processing circuitry for processing data received from the discrete electrical component; wherein the layer structure of the chip includes: it) first and second outer layers providing respective first and second electrical contacts by which the discrete electrical component makes electrical connection with the chip; and multiple inner layers between the first and second outer layers that include: a partitioned semiconductor layer defining multiple regions that are each electrically isolated from one another by a partition; wherein one or more of the multiple regions provide a substrate for integrated electronic devices of the processing circuitry; one or more device layers in and/or on the substrate to provide the integrated electrical devices of the processing circuitry; a trace layer lying between the partitioned semiconductor layer and the first outer layer, the trace layer being electrically conductive and patterned to provide conductive features for electrically interconnecting the integrated electronic devices of the processing circuitry, and the processing circuitry to the first electrical contact; in which the layer structure defines a bypass circuit including a vertical bipolar junction transistor (BIT) to provide electrical connection between the second contact and the processing circuitry via the trace layer; and wherein another of the multiple regions of the semiconductor layer provide a base region of the vertical BIT, 2 An integrated circuit assembly according to claim 1 wherein the multiple inner layers between the first and second outer layers further include a collector layer comprised from a semiconductor material, the collector layer lying between the partitioned semiconductor layer and the second outer layer, and in direct contact with the partitioned semiconductor layer so as to provide a collector region of the vertical MT.3 An integrated circuit assembly according to claim 2 wherein multiple of the multiple regions provides separate base regions for respective multiple separate vertical BJTs of the integrated circuitry, and in which the collector layer provides a common collector for the multiple vertical BJTs.4 An integrated circuit assembly according to any previous claim wherein the partitioned semiconductor layer defines multiple regions that are each electrically isolated from one another by one or more trenches that extend wholly through the partitioned semiconductor layer.An integrated circuit assembly according to any claim 2-4 wherein the bypass circuit includes a first diode positioned between a base of the transistor and the second contact, and which is implemented by a junction between a further region of the multiple regions of the partitioned semiconductor layer and the collector layer, and which connect to the base region through the trace layer.-14 - 6 An integrated circuit assembly according to any claim 2-4 wherein the bypass circuit includes a first diode positioned within the bypass circuit between the second contact and the processing circuitry, and which is implemented by a junction between another region of the multiple regions of the partitioned semiconductor layer and the collector layer, and which connects to the processing circuitry through the trace layer.7 An integrated circuit assembly according to any previous claim wherein the chip is mounted onto a face of the discrete electrical component such as to provide electrical interconnection between the electrical component and the integrated circuit wherein the chip is oriented relative to the discrete electrical component such that the layers of the layered structure are oriented nonparallel with the face of the discrete electrical component.8 An integrated circuit chip having a layered structure that defines an integrated circuit including processing circuitry for processing data received from a discrete electrical component connected to it; wherein the layer structure of the chip includes: first and second outer layers providing respective first and second electrical contacts by which the discrete electrical component makes electrical connection with the chip; and multiple inner layers between the first and second outer layers that include.a partitioned semiconductor layer defining multiple regions that are each electrically isolated from one another by the partition; wherein one or more of the regions provide a substrate for integrated electronic components of the processing circuitry; -15 -one or more device layers in and/or on the substrate to provide the electrical devices of the processing circuitry a trace layer lying between the semiconductor layer and the first outer layer, the trace layer being electrically conductive and patterned to provide conductive features for electrically interconnecting the integrated electronic devices, and for connecting the processing circuitry to the first electrical contact; in which the layer structure defines circuitry including a vertical bipolar junction transistor (BIT) to provide electrical connection between the second contact and the processing circuitry via the trace layer; and wherein another of the multiple regions of the semiconductor layer provide a base region of the vertical BYE 9 An electrical circuit for implementation in an integrated circuit chip providing connection between a first terminal of the chip and a processing and recertify circuitry of the chip in order to carry an AC signal between the first terminal and the processing and recertify circuitry; wherein the electrical circuit comprises: a bipolar junction transistor (BJT) arranged so that: its collector connected to the first terminal; its emitted is connected to a first input of a rectifier circuit of the processing and rectifying circuitry;its base is connected to the first terminal though a first diode; the circuit also comprising a second diode connected between the first terminal and the first input of a rectifier circuit, across the BIT; wherein the first diode is selected such that when the voltage at the first terminal is positive the first diode is reversed biased and allows a leakage current through it sufficient to turn the transistor ON.-16 -An integrated circuit assembly comprising a discrete electrical component and a chip having a layered structure that provides an integrated circuit, wherein the chip is mounted onto a face of the discrete electrical component such as to provide electrical interconnection between the electrical component and the integrated circuit characterised in that the chip is oriented relative to the discrete electrical component such that the layers of the layered structure are oriented non-parallel with the face of the discrete electrical component.11 An integrated circuit assembly according to claim 10 comprising a first metallic layer provides a first face of the chip, and a second metallic layer provides a second face of the chip, the second face facing a direction opposite to the first face; and in which the first and second metallic layers provide electrical contacts with the electrical component.12 An integrated circuit assembly according to claim 11 wherein the first metallic layer provides substantially the whole of the first face of the chip and the second metallic layer provides substantially the whole of the second face of the chip 13 An integrated circuit assembly according to any claim 10,11 or 12 wherein the discrete electrical component comprises a substrate carrying an electrically conductive trace, wherein the trace comprises one or more sections that extend from one side of the chip to another side of the chip passing directly underneath the chip.14. An integrated circuit assembly according to any claim 10-13 wherein the discrete electrical component comprises an antenna.15 A passive radio frequency identification (RFD)) device comprising the integrated circuit assembly of any claims 1-8 10-14.
GB2016114.7A 2020-10-10 2020-10-10 An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry Active GB2601989B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB2016114.7A GB2601989B (en) 2020-10-10 2020-10-10 An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB2016114.7A GB2601989B (en) 2020-10-10 2020-10-10 An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry

Publications (3)

Publication Number Publication Date
GB202016114D0 GB202016114D0 (en) 2020-11-25
GB2601989A true GB2601989A (en) 2022-06-22
GB2601989B GB2601989B (en) 2023-05-10

Family

ID=73460614

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2016114.7A Active GB2601989B (en) 2020-10-10 2020-10-10 An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry

Country Status (1)

Country Link
GB (1) GB2601989B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140368394A1 (en) * 2012-02-27 2014-12-18 Stmicroelectronics S.R.L. Packaged electronic device with integrated electronic circuits having transceiving antennas
WO2018125486A1 (en) * 2016-12-29 2018-07-05 Intel Corporation Stacked dice systems
US20190288648A1 (en) * 2018-03-16 2019-09-19 Newport Fab, LLC dba Jazz Semiconductor, Inc. Amplifier Using Parallel High-Speed And Low-Speed Transistors
WO2020074930A1 (en) 2018-10-12 2020-04-16 Search For The Next Ltd Methods of manufacturing a transistor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140368394A1 (en) * 2012-02-27 2014-12-18 Stmicroelectronics S.R.L. Packaged electronic device with integrated electronic circuits having transceiving antennas
WO2018125486A1 (en) * 2016-12-29 2018-07-05 Intel Corporation Stacked dice systems
US20190288648A1 (en) * 2018-03-16 2019-09-19 Newport Fab, LLC dba Jazz Semiconductor, Inc. Amplifier Using Parallel High-Speed And Low-Speed Transistors
WO2020074930A1 (en) 2018-10-12 2020-04-16 Search For The Next Ltd Methods of manufacturing a transistor device

Also Published As

Publication number Publication date
GB202016114D0 (en) 2020-11-25
GB2601989B (en) 2023-05-10

Similar Documents

Publication Publication Date Title
US4945399A (en) Electronic package with integrated distributed decoupling capacitors
US4922324A (en) Semiconductor integrated circuit device
US7372131B2 (en) Routing element for use in semiconductor device assemblies
US6545354B1 (en) Semiconductor device having a barrier layer
US4195195A (en) Tape automated bonding test board
US7821128B2 (en) Power semiconductor device having lines within a housing
JP4867915B2 (en) RFID tag chip
US5061990A (en) Semiconductor device and the manufacture thereof
US6303979B1 (en) Face-down bonding pin diode
JPH0362934A (en) Integrated circuit package
US10276490B2 (en) Isolation devices with faraday shields
KR100867457B1 (en) Integrated electromagnetic shielding device
US11610814B2 (en) Semiconductor chip suitable for 2.5D and 3D packaging integration and methods of forming the same
US6833616B2 (en) Multilayer wiring board with mounting pad
GB2601989A (en) An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry
US4782381A (en) Chip carrier
JP3512331B2 (en) Plastic packages for semiconductor devices
WO2023194698A1 (en) An integrated circuit chip assembly and a method of mounting an integrated circuit chip to external circuitry
US9129972B2 (en) Semiconductor package
TWI362741B (en) Stacked semiconductor package in which semiconductor package are connected using a connector
US5021869A (en) Monolithic semiconductor chip interconnection technique and arrangement
JP2006501682A (en) Conductive electronic component and manufacturing method thereof
JPS6386554A (en) Electronic package
CN116207074A (en) Electronic device
JP2002334993A (en) Semiconductor device and packaging method therefor