GB2514882B - Instruction emulation processors, methods, and systems - Google Patents

Instruction emulation processors, methods, and systems

Info

Publication number
GB2514882B
GB2514882B GB1404410.1A GB201404410A GB2514882B GB 2514882 B GB2514882 B GB 2514882B GB 201404410 A GB201404410 A GB 201404410A GB 2514882 B GB2514882 B GB 2514882B
Authority
GB
United Kingdom
Prior art keywords
systems
methods
instruction emulation
emulation processors
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB1404410.1A
Other languages
English (en)
Other versions
GB201404410D0 (en
GB2514882A (en
Inventor
C Rash William
L Toll Bret
D Hahn Scott
J Hinton Glenn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of GB201404410D0 publication Critical patent/GB201404410D0/en
Publication of GB2514882A publication Critical patent/GB2514882A/en
Application granted granted Critical
Publication of GB2514882B publication Critical patent/GB2514882B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G06F9/30174—Runtime instruction translation, e.g. macros for non-native instruction set, e.g. Javabyte, legacy code
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30196—Instruction operation extension or modification using decoder, e.g. decoder per instruction set, adaptable or programmable decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Advance Control (AREA)
GB1404410.1A 2013-03-16 2014-03-13 Instruction emulation processors, methods, and systems Expired - Fee Related GB2514882B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/844,881 US9703562B2 (en) 2013-03-16 2013-03-16 Instruction emulation processors, methods, and systems

Publications (3)

Publication Number Publication Date
GB201404410D0 GB201404410D0 (en) 2014-04-30
GB2514882A GB2514882A (en) 2014-12-10
GB2514882B true GB2514882B (en) 2017-07-12

Family

ID=50634651

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1404410.1A Expired - Fee Related GB2514882B (en) 2013-03-16 2014-03-13 Instruction emulation processors, methods, and systems

Country Status (6)

Country Link
US (1) US9703562B2 (enExample)
JP (1) JP5984865B2 (enExample)
KR (1) KR101738212B1 (enExample)
CN (1) CN104050012B (enExample)
DE (1) DE102014003690A1 (enExample)
GB (1) GB2514882B (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8281109B2 (en) * 2007-12-27 2012-10-02 Intel Corporation Compressed instruction format
US10496461B2 (en) * 2011-06-15 2019-12-03 Arm Finance Overseas Limited Apparatus and method for hardware initiation of emulated instructions
WO2016056080A1 (ja) * 2014-10-08 2016-04-14 三菱電機株式会社 監視制御装置用試験装置
US9685219B2 (en) 2015-05-13 2017-06-20 Samsung Electronics Co., Ltd. Semiconductor memory device for deconcentrating refresh commands and system including the same
US9841997B2 (en) * 2015-06-25 2017-12-12 Intel Corporation Method and apparatus for execution mode selection
US9830132B2 (en) * 2015-09-14 2017-11-28 Box, Inc. Incremental user interface deployment and deprecation
US9892024B2 (en) 2015-11-02 2018-02-13 Sony Interactive Entertainment America Llc Backward compatibility testing of software in a mode that disrupts timing
US10255068B2 (en) 2017-03-03 2019-04-09 International Business Machines Corporation Dynamically selecting a memory boundary to be used in performing operations
US10564965B2 (en) 2017-03-03 2020-02-18 International Business Machines Corporation Compare string processing via inline decode-based micro-operations expansion
US10613862B2 (en) 2017-03-03 2020-04-07 International Business Machines Corporation String sequence operations with arbitrary terminators
US10620956B2 (en) * 2017-03-03 2020-04-14 International Business Machines Corporation Search string processing via inline decode-based micro-operations expansion
US10564967B2 (en) 2017-03-03 2020-02-18 International Business Machines Corporation Move string processing via inline decode-based micro-operations expansion
US10324716B2 (en) 2017-03-03 2019-06-18 International Business Machines Corporation Selecting processing based on expected value of selected character
US10789069B2 (en) 2017-03-03 2020-09-29 International Business Machines Corporation Dynamically selecting version of instruction to be executed
CN111950219B (zh) * 2019-04-30 2024-06-18 北京百度网讯科技有限公司 用于实现模拟器的方法、装置、设备以及介质
US11789736B2 (en) 2020-12-29 2023-10-17 Shanghai Zhaoxin Semiconductor Co., Ltd. Method and system for executing new instructions
US11669328B2 (en) 2020-12-29 2023-06-06 Shanghai Zhaoxin Semiconductor Co., Ltd. Method and system for converting instructions
US11625247B2 (en) 2020-12-29 2023-04-11 Shanghai Zhaoxin Semiconductor Co., Ltd. System for executing new instructions and method for executing new instructions
US11803383B2 (en) 2020-12-29 2023-10-31 Shanghai Zhaoxin Semiconductor Co., Ltd. Method and system for executing new instructions
US11803387B2 (en) 2020-12-29 2023-10-31 Shanghai Zhaoxin Semiconductor Co., Ltd. System for executing new instructions and method for executing new instructions
US11914997B2 (en) 2020-12-29 2024-02-27 Shanghai Zhaoxin Semiconductor Co., Ltd. Method and system for executing new instructions
US11803381B2 (en) 2020-12-29 2023-10-31 Shanghai Zhaoxin Semiconductor Co., Ltd. Instruction simulation device and method thereof
US11604643B2 (en) * 2020-12-29 2023-03-14 Shanghai Zhaoxin Semiconductor Co., Ltd. System for executing new instructions and method for executing new instructions
CN114968469B (zh) * 2021-02-23 2025-09-16 澜起电子科技(昆山)有限公司 虚拟机热迁移的方法及其装置
CN115422050B (zh) * 2022-08-29 2025-11-28 成都北中网芯科技有限公司 一种网络处理器的微码高效仿真方法
GB2630751B (en) * 2023-06-05 2025-08-13 Advanced Risc Mach Ltd Triggering execution of an alternative function

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998059292A1 (en) * 1997-06-25 1998-12-30 Transmeta Corporation Improved microprocessor
WO2002029507A2 (en) * 2000-10-05 2002-04-11 Arm Limited Hardware instruction translation within a processor pipeline
US6745322B1 (en) * 2000-02-18 2004-06-01 Hewlett-Packard Development Company, Lp. Apparatus and method for conditionally flushing a pipeline upon a failure of a test condition
US6820190B1 (en) * 2000-02-02 2004-11-16 Hewlett-Packard Development Company, L.P. Method and computer system for decomposing macroinstructions into microinstructions and forcing the parallel issue of at least two microinstructions

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62165670A (ja) 1986-01-17 1987-07-22 Canon Inc プロセスカートリッジ及び画像形成装置
JP3191263B2 (ja) 1989-12-07 2001-07-23 富士通株式会社 最適オブジェクト選択実行処理装置
JPH04199331A (ja) 1990-11-29 1992-07-20 Hitachi Ltd マイクロコンピュータ
US5781750A (en) 1994-01-11 1998-07-14 Exponential Technology, Inc. Dual-instruction-set architecture CPU with hidden software emulation mode
US6496922B1 (en) 1994-10-31 2002-12-17 Sun Microsystems, Inc. Method and apparatus for multiplatform stateless instruction set architecture (ISA) using ISA tags on-the-fly instruction translation
US5632028A (en) 1995-03-03 1997-05-20 Hal Computer Systems, Inc. Hardware support for fast software emulation of unimplemented instructions
WO1997013195A1 (en) 1995-10-06 1997-04-10 Advanced Micro Devices, Inc. Instruction decoder including emulation using indirect specifiers
US6289300B1 (en) * 1998-02-06 2001-09-11 Analog Devices, Inc. Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit
JP3943277B2 (ja) * 1999-03-23 2007-07-11 セイコーエプソン株式会社 マイクロコンピュータ及び電子機器
JP2000322269A (ja) 1999-05-10 2000-11-24 Nec Software Hokuriku Ltd エミュレーションシステム
US6446197B1 (en) 1999-10-01 2002-09-03 Hitachi, Ltd. Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions
JP3652956B2 (ja) 2000-04-25 2005-05-25 北陸日本電気ソフトウェア株式会社 エミュレーション装置
EP1197847A3 (en) 2000-10-10 2003-05-21 Nazomi Communications Inc. Java hardware accelerator using microcode engine
US7100023B2 (en) 2001-08-23 2006-08-29 Sony Computer Entertainment Inc. System and method for processing complex computer instructions
US7496494B2 (en) 2002-09-17 2009-02-24 International Business Machines Corporation Method and system for multiprocessor emulation on a multiprocessor host system
US8423976B2 (en) 2003-03-13 2013-04-16 Northrop Grumman Corporation Extreme pipeline and optimized reordering technology
JP2007536634A (ja) 2004-05-04 2007-12-13 フィッシャー−ローズマウント・システムズ・インコーポレーテッド プロセス制御システムのためのサービス指向型アーキテクチャ
JP3938580B2 (ja) 2004-12-21 2007-06-27 株式会社ソニー・コンピュータエンタテインメント 情報処理装置、情報処理方法、半導体装置、コンピュータプログラム
US8146106B2 (en) 2007-12-31 2012-03-27 Intel Corporation On-demand emulation via user-level exception handling
US8447962B2 (en) 2009-12-22 2013-05-21 Intel Corporation Gathering and scattering multiple data elements
JP5081034B2 (ja) 2008-03-28 2012-11-21 東レ株式会社 強化繊維成形体の製造装置および製造方法
US8195923B2 (en) 2009-04-07 2012-06-05 Oracle America, Inc. Methods and mechanisms to support multiple features for a number of opcodes
US8510729B2 (en) 2009-05-21 2013-08-13 Salesforce.Com, Inc. System, method and computer program product for versioning and deprecation of components of an application
US8775153B2 (en) 2009-12-23 2014-07-08 Intel Corporation Transitioning from source instruction set architecture (ISA) code to translated code in a partial emulation environment
US9495183B2 (en) 2011-05-16 2016-11-15 Microsoft Technology Licensing, Llc Instruction set emulation for guest operating systems
US9280347B2 (en) 2012-03-15 2016-03-08 International Business Machines Corporation Transforming non-contiguous instruction specifiers to contiguous instruction specifiers
US20140281398A1 (en) 2013-03-16 2014-09-18 William C. Rash Instruction emulation processors, methods, and systems

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998059292A1 (en) * 1997-06-25 1998-12-30 Transmeta Corporation Improved microprocessor
US6820190B1 (en) * 2000-02-02 2004-11-16 Hewlett-Packard Development Company, L.P. Method and computer system for decomposing macroinstructions into microinstructions and forcing the parallel issue of at least two microinstructions
US6745322B1 (en) * 2000-02-18 2004-06-01 Hewlett-Packard Development Company, Lp. Apparatus and method for conditionally flushing a pipeline upon a failure of a test condition
WO2002029507A2 (en) * 2000-10-05 2002-04-11 Arm Limited Hardware instruction translation within a processor pipeline

Also Published As

Publication number Publication date
KR101738212B1 (ko) 2017-05-19
JP5984865B2 (ja) 2016-09-06
CN104050012B (zh) 2017-11-28
DE102014003690A1 (de) 2014-09-18
CN104050012A (zh) 2014-09-17
US20140281399A1 (en) 2014-09-18
GB201404410D0 (en) 2014-04-30
JP2014194770A (ja) 2014-10-09
US9703562B2 (en) 2017-07-11
KR20140113607A (ko) 2014-09-24
GB2514882A (en) 2014-12-10

Similar Documents

Publication Publication Date Title
GB2514882B (en) Instruction emulation processors, methods, and systems
GB2513975B (en) Instruction emulation processors, methods, and systems
SG11201506246WA (en) Ranging and positioning system
SG10201802428QA (en) Virtual computing systems and methods
PL3804863T3 (pl) Sposób aplikacji i system aplikacji
SG11201604906QA (en) Cloud-based transactions methods and systems
IL240527A0 (en) Composition of dentures and denture system
GB201421766D0 (en) Control system and method
IL244427A0 (en) Systems, installations and methods in treatment with anti- tl1a
GB201403976D0 (en) Limited range vector memory access instructions, processors, methods, and systems
EP2955676A4 (en) TRANSACTION PROCEDURE, TRANSACTION SYSTEM AND DEVICE
GB2512728B (en) Multiple data element-to-multiple data element comparison processors, methods, systems, and instructions
GB2509934B (en) Control system and method
EP2954406A4 (en) COMMAND PROCESSING SYSTEM AND METHOD
GB201318077D0 (en) Virtual POS System and Method
SG11201509677YA (en) Ship managing device, ship managing system, and program
IL227627A0 (en) Method and device for determining geographic location
GB201514996D0 (en) Rebreather system and components
EP2979609A4 (en) MANIPULATOR, MANIPULATOR SYSTEM AND MANIPULATOR CONTROL METHOD
EP3014424A4 (en) Instruction order enforcement pairs of instructions, processors, methods, and systems
EP3087406A4 (en) POSITIONING SYSTEM AND PROGRAM
GB201305411D0 (en) System and method
GB201315417D0 (en) Order and payment system
ZA201600342B (en) Squeezing system
SG11201505962RA (en) Methods and systems for inter-application communication

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20250313