GB2438697A - A cross-over of conductive interconnects and a method of crossing conductive interconnects - Google Patents

A cross-over of conductive interconnects and a method of crossing conductive interconnects Download PDF

Info

Publication number
GB2438697A
GB2438697A GB0706064A GB0706064A GB2438697A GB 2438697 A GB2438697 A GB 2438697A GB 0706064 A GB0706064 A GB 0706064A GB 0706064 A GB0706064 A GB 0706064A GB 2438697 A GB2438697 A GB 2438697A
Authority
GB
United Kingdom
Prior art keywords
electro
conductive
over
cross
elongate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0706064A
Other versions
GB2438697B (en
GB0706064D0 (en
Inventor
John Christopher Rudin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Development Co LP
Original Assignee
Hewlett Packard Development Co LP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB0316351.6A external-priority patent/GB0316351D0/en
Application filed by Hewlett Packard Development Co LP filed Critical Hewlett Packard Development Co LP
Priority to GB0706064A priority Critical patent/GB2438697B/en
Publication of GB0706064D0 publication Critical patent/GB0706064D0/en
Publication of GB2438697A publication Critical patent/GB2438697A/en
Application granted granted Critical
Publication of GB2438697B publication Critical patent/GB2438697B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5381Crossover interconnections, e.g. bridge stepovers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/205Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4685Manufacturing of cross-over conductors
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09727Varying width along a single conductor; Conductors or pads having different widths

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A cross-over 140 of first 142 and second 144 conductive means, comprising: first conductive means 142; second conductive means 144 comprising: a first electro-deposited metal portion 110a separate from the first conductive means 142; a second electro-deposited metal portion 110b separate from the first conductive means 142 and the first metal portion 110a; and a third electro-deposited metal portion 124 interconnecting the first and second metal portions 110 without any intermediate conductive material between the third metal portion 124 and either of the first 110a and second 110b metal portions; and first insulating means 122 for insulating the first conductive means from the second conductive means wherein the first insulating means directly contacts the third electro-deposited metal portion 124.

Description

<p>1 2438697 A Cross-Over Of Conductive Interconnects And A Method Of
Crossing Conductive Interconnects</p>
<p>FIELD OF THE INVENTION</p>
<p>Embodiments of the invention relate to a cross-over of separate elongate conductive interconnects.</p>
<p>BACKGROUND TO THE INVENTION</p>
<p>JP63299296 (Meiko), JP63299297A (Meiko) and "Manufacturing of Printed Wiring Boards by Ultra-high Speed Electroforming" by Norio Kawachi (Meiko) et al, Printed Circuit World Convention, June 1990 describe the use of the electroforming technique in creating circuit boards (printed wiring boards).</p>
<p>Electroforming is an additive process that involves obtaining a replica (negative) of a metal carrier by electrolytic deposition of a metallic film using the carrier as a cathode. A patterned photo-resist is used to limit the electro-deposition of material to the exposed areas of the cathode. The documents additionally teach a transfer lamination process in which the deposited metal and photo-resist are laminated to a substrate and the master is removed leaving a deposited metal photo- resist substrate combination.</p>
<p>JP63299296 (Meiko), JP63299297A (Meiko) additionally disclose the electrolytic deposition of a copper plate layer on the master before the deposition of the metal. This copper layer is transferred in the transfer-lamination process and is removed by etching.</p>
<p>US6,284,072 discloses the formation of patterning on a conductive carrier by micro-moulding. An insulating material is embossed to create a pattern that limits the electro-deposition of metal to exposed areas of the conductive carrier.</p>
<p>Many different applications require a cross-over of elongate conductive interconnects. For example, circuitry with a matrix of conductive interconnects, such as matrix display devices, may have thousands or millions of such cross-overs.</p>
<p>In the bulk semi-conductor field, the conductive interconnects are normally separated into different electrically insulated layers of the semiconductor device. Vias through the insulating layers of the device are used to form electrical connection to the conductive interconnects.</p>
<p>In some applications, such as display devices, it is desirable to have a thin device and it is undesirable to separate, into separate electrically insulated layers, the conductive interconnects that cross-over.</p>
<p>It would be desirable to provide a cross-over for conductive interconnects without separating the conductive interconnects into different insulated layers.</p>
<p>BRIEF DESCRIPTION OF THE INVENTION</p>
<p>The inventor has realized that a cross-over of first and second interconnects can be formed by bridging the first conductive interconnect using electro-deposited metal that forms part of the second interconnect.</p>
<p>According to one embodiment of the invention there is provided a cross-over of first and second separate elongate conductive interconnects, comprising: a first elongate conductive interconnect; a second elongate conductive interconnect comprising: a first conductive portion separate from the first elongate conductive interconnect; a second conductive portion separate from the first elongate conductive interconnect and the first conductive portion; and a third electro-deposited metal portion interconnecting the first and second conductive portions; and first insulating material between the first elongate conductive interconnect and the third electro-deposited metal portion of the second elongate interconnect; and a substrate, wherein the first insulating material and the third electro-deposited metal portion are positioned between the substrate and the first elongate conductive interconnect.</p>
<p>According to another embodiment of the invention there is provided a cross-over of first and second conductive means, comprising: first conductive means; second conductive means comprising: a first conductive portion separate from the first conductive means; a second conductive portion separate from the first conductive means and the first conductive portion; and a third electro-deposited metal portion interconnecting the first and second conductive portions; and first insulating means for insulating the first conductive means from the second conductive means wherein the first insulating means directly contacts the third electro-deposited metal portion.</p>
<p>According to another embodiment of the invention there is provided a method of crossing a first elongate conductive interconnect and a separate second elongate conductive interconnect in an integrated circuit, comprising: a) forming a first elongate conductive interconnect; b) forming a first conductive portion separate from the first elongate conductive interconnect; c) forming a second conductive portion separate from the first elongate conductive interconnect; d) depositing first insulating material over at least a portion of the first elongate conductive interconnect; and e) electro-depositing metal to form a third electro-deposited metal portion extending over the first insulating material to interconnect the first and second conductive portions and form the second elongate conductive interconnect; and f) transferring the structure formed in steps a) to e) to a substrate.</p>
<p>The inventor has realized that a cross-over of first and second interconnects can be formed by bridging the first conductive interconnect using electro-deposited metal that forms part of the second interconnect before transfer to a final substrate. In some embodiments, both the first and second interconnects are formed by electro-deposition of material before transfer to a final substrate.</p>
<p>The method has the advantage that it can be performed at low temp (room temp --I-100 degrees Celsius) and without a vacuum. Furthermore, there is no processing required on the final substrate, which may be plastic and susceptible to damage.</p>
<p>The method reduces the need for the accurate alignment of masks as the electro-deposition of metal on metal is self-aligning. This is particularly useful for large substrates (centimeters or meters) where accurate mask alignment is very difficult. Furthermore, the structure is thin and suitable for use on flexible substrates.</p>
<p>The terms electro-deposition and electrolytic deposition are synonymous.</p>
<p>BRIEF DESCRIPTION OF THE DRAWINGS</p>
<p>For a better understanding of the invention and to understand how it may be brought into effect reference will now be made to the accompanying drawings of an example embodiment of the invention in which: Figs 1A to IF illustrate stages in forming a cross-over; Fig. 2 schematically illustrates a cross-over; and Figs 3 illustrates a portion of an active matrix display device.</p>
<p>DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION</p>
<p>Figs 1A to iF schematically illustrate stages in an additive method for crossing first and second interconnects using electrolytic deposition and transfer lamination. The figures are not to scale. Each of Figs 1A to iF includes two separate views. A plan view is illustrated on the left and a cross-sectional view (along the line X-Y) is illustrated on the right. An orthogonal x-direction, y-direction coordinate system is defined for the plan views.</p>
<p>Figs 1A and 1 B illustrate the formation of a first layer 116 of the cross-over 140.</p>
<p>Fig 1A illustrates a passivated substantially planar conductive carrier 102 on which insulating material 106 has been selectively formed. The passivated conductive carrier 102 may be a platen or a sheet of material in a roll to roll process. The passivated substantially planar conductive carrier 102 includes a passivation layer 104 this may for example include a very thin oxide and/or a surfactant. Insulating material 106 is selectively formed on the passivated conductive carrier 102.</p>
<p>Insulating material 106 is selectively formed on the passivated conductive carrier 102 by a selective additive process ora selective subtractive process. In a selective subtractive process, insulating material is deposited over the whole of the passivated conductive carrier 102 as a substantially planar layer and selectively removed from first, second and third portions 108a, 108b and 108c of the passivated conductive carrier 102. In a selective additive process, insulating material is deposited only in the regions of the passivated conductive carrier 102 where required to form patterned structures 106. This may be achieved, for example, by embossing, micro-molding, photolithography or any suitable alternative process. If photolithography is used, the insulating material 106 is preferably photo-patternable. It is selectively exposed to radiation through a mask or using a spot-laser and developed to expose the portions 108a, 108b and 108c of the conductive carrier 102. One suitable photo-patternable insulator is SU-8 by Micro-Chemical Corporation, which is a hard UV cure polymer, which is used at a thickness of between 1 and 5.ni.</p>
<p>The third exposed second portion 108c is elongate and of variable width. It extends lengthwise in the y-direction and narrows from a width W3 to a width W2 at a neck and then widens again to the width W3. The first and second exposed portion 108a and 108b are elongate. They both extend along the same line in the x-direction with a width Wi, but are not joined. They are separated by the third exposed portion 108c and the insulating material 106 defining its neck.</p>
<p>The conductive carrier 102 is connected as a cathode and metal is deposited by anisotropic electrolytic deposition to complete the first layer 116, as shown in Fig. 1 B. Metal is deposited on the first, second and third exposed portions I OBa, 1 08b and 1 08c of to form respective first, second and third metal portions 11 Oa, ii Ob and ii Oc. The metal may be any metal that is capable of electrolytic deposition with good conductivity e.g. Ni, Cu, Ag, Au. It is typically deposited with a thickness of between 1 and 5.m, to substantially the same thickness as the insulating material 106.</p>
<p>The third metal portion 11 Oc fills the trench formed by the insulating material 106 and the exposed third portion 108c of the passivated conductive layer 102.</p>
<p>S The third metal portion hOc is consequently elongate, extending lengthwise in the y-direction. It narrows from a width W3 to a neck iii of width W2 and then widens to a width W3. The third metal portion 1 lOc forms the first conductive interconnect 142 of the cross-over 140 illustrated in Fig. 2.</p>
<p>The first metal portion 11 Oa and the second metal portion 11 Ob fill the respective trenches formed by the insulating material 106 and the first and second exposed portions 108a and 108b of the passivated conductive layer 102. Both the first and second metal portion 11 Oa and 11 Ob are consequently elongate, extending lengthwise in the x-direction with a width Wi in the y-direction. The first and second metal portions 1 lOa and 1 lOb will eventually form interconnected portions of the second conductive interconnect 144 of the cross-over 140 illustrated in Fig. 2.</p>
<p>In Fig IC, dielectric material 122 is selectively formed. It covers the neck part iii of the third metal portion 11 Oc and overlaps the portions of the insulating layer 106 that separate the third metal portion 11 Oc from the first metal portion ii Oa and separate the third metal portion 11 Oc from the second metal portion liOb. The dielectric material 122 forms a "tombstone" supported by the insulating layer 106. It has a length in the y-direction of Li, which is greater than Wi (and W5) and a width W4 in the x-direction that is greater than W2. It completely covers the necked part iii of the third metal portion 11 Oc.</p>
<p>The dielectric material 122 may be formed from a photo paternable material, such as SU8, which is deposited over the whole of the first layer 116 and laser spot cured in the area where it is to remain. Development of the resist removes it to selectively form the "tombstone" of dielectric material 122 covering part of the third metal portion ii0c. The overlap of the dielectric material 122 with the portions of the insulating layer 106 provides tolerance in the alignment of the laser.</p>
<p>The dielectric material 122 therefore covers the necked part iii of the third metal portion and masks it from further electrolytic deposition. The dielectric material 122 separates the first conductive interconnect 142 from the second conductive interconnect 144 in the final cross-over 140. The dielectric layer typically has a thickness of the order 0.5 -3 m.</p>
<p>Less anisotropic (substantially isotropic) electrolytic deposition of metal is then carried out to form a metal layer 124, as illustrated in Fig. 1D. For clarity the deposition is not illustrated as occurring on the exposed parts of the third metal portion 1 lOc. Less anisotropic electrolytic deposition can be achieved by adding brightening or self-leveling agents (ionic-organic complexes such as Coumarin) to the electrolytic solution.</p>
<p>Metal substantially isotropically deposited on the first metal portion I lOa and metal isotropically on the second metal portion 1 lOb meet over the insulating material 122 and form the metal layer 124. The metal layer 124 is elongate. It extends lengthwise in the x-direction and has a width W5 (Wi< W5< Li). It overlies the first and second metal portions 11 Oa and 11 Ob, strips of insulating material 106 adjacent the first and second metal portions and the insulating material 122 overlying the neck of the third metal portion 11 Oc, but its width does not exceed the length Li of the tombstone of insulating material 122. The metal layer 124 does not therefore electrically contact the third metal portion hOc and forms a part of the second conductive interconnect 144 of the cross-over 140 illustrated in Fig. 2.</p>
<p>Anisotropic (dull) electrolytic deposition of metal is then carried out to form a metal layer 126 over the metal later 124, as illustrated in Fig. 1E. For clarity the deposition is not illustrated as occurring on the exposed parts of the second metal portion I lOb. This metal layer 126 gives the desired conductivity in the second conductive interconnect 144 and electric current may be carried predominantly in this metal layer.</p>
<p>The metal layer 126 is elongate. It extends lengthwise in the x-direction and has a width W5 (Wi < W5< Li). The metal layer 126 does not therefore electrically contact the third metal portion 11 Oc and forms a final part of the second conductive interconnect 144 of the cross-over 140 illustrated in Fig. 2. The tombstone of insulating material 122, the metal layer 124 and the metal layer 126 occupy a second layer 118 of the cross-over 140.</p>
<p>A passive substrate 114 is then adhered to the substantially planar surface of the second layer 118 using a layer of adhesive 112. The adhesive layer 112 is cured using ultra-violet (UV) radiation or applied heat. The structure may then be shock-cooled and the passivated conductive carrier 102 is removed (peeled-off) to form the cross-over device 140, as illustrated in Fig 1 F. The substrate 114 may be made of any material but is preferably a flexible plastic substrate e.g. PET. The adhesive used may be NOA8I by Norland Products, Inc. The thickness of the substrate 114 is typically between 50 and 200pn. The thickness of the adhesive layer 112 is typically between 5 and 201m and is thick enough to completely cover the cross-over structure.</p>
<p>The cross-over 140, as illustrated in Fig iF and Fig. 2, has an upper substantially planar surface 141 including the upper substantially planar surfaces ofthefirst, second and third metal portions llOa, liOb and hOc.</p>
<p>The cross-over 140 has a first elongate conductive interconnect 142; a second elongate conductive interconnect 144 comprising a first conductive portion I ba separate from the first elongate conductive interconnect 142; a second conductive portion ii Ob separate from the first elongate conductive interconnect 142; a third electro-deposited metal portion 124 interconnecting the first 11 Oa and second blOb conductive portions, and first insulating material 122 between the first elongate conductive interconnect 142 and the third electro-deposited metal portion 124. The bridging portion of second elongate conductive interconnect adjacent the tombstone of dielectric 122 is completely encapsulated within the final structure.</p>
<p>Fig 3 schematically illustrates a portion of an active matrix display 200. The active matrix display 200 has N*M pixels arranged in an N row by M column array. The display 200 has N row address lines 210 and M column address lines 220. A particular pixel is uniquely controlled using a particular row address line and a particular column address line. Each pixel has an associated organic thin film transistor (TFT) 202 that has a gate electrode 204, a source electrode 206 and a drain electrode 208. The gate electrode 204 of the TFT 202 for the pixel at row n and column m is connected to nth row address line and its drain 208 is connected to the nth column address line. Its source is connected to the pixel element 230 in the nth row and mth column of the N by M array. The nth column address line and nth row address line have a cross-over 140. The nth column address line and mth column address line are respectively provided by the first conductive interconnect 142 and the second conductive interconnect 144 or by the second conductive interconnect 144 and the first conductive interconnect 142. The substrate 114 may be a large area flexible plastic substrate (many square centimeters or meters).</p>
<p>Any one or more of the electro-forming steps used to define the first conductive interconnect 142 and the parts of the second conductive interconnect 144, may additionally form one or more of the source, drain or gate electrodes of the TFTs 202 of the display 200.</p>
<p>It should be appreciated that the method described with reference to the drawings has a number of advantages. The method requires less masks and the associated problem of their accurate alignment. The use of electrolytic deposition of metal on the first and second metal portions to bridge the gap between them is a self-aligning process. The cross-over structure becomes embedded in the transfer adhesive 112 which improves robustness.</p>
<p>Although embodiments of the present invention have been described in the preceding paragraphs with reference to various examples, it should be appreciated that modifications to the examples given can be made without departing from the spirit and scope of the invention.</p>
<p>Whilst endeavoring in the foregoing specification to draw attention to those features of the invention believed to be of particular importance it should be understood that the Applicant claims protection in respect of any patentable feature or combination of features hereinbefore referred to and/or shown in the drawings whether or not particular emphasis has been placed thereon.</p>
<p>The disclosures of United Kingdom Patent Application No. 0602723.9, of which the present application is a divisional, and of the abstract accompanying this application, are incorporated herein by reference in their entirety.</p>

Claims (2)

  1. <p>CLAIMS</p>
    <p>1. A cross-over of first and second separate elongate conductive interconnects, comprising: a first elongate conductive interconnect; a second elongate conductive interconnect comprising: a first electro-deposited metal portion separate from the first elongate conductive interconnect; a second electro-deposited metal portion separate from the first elongate conductive interconnect and the first metal portion; and a third electro-deposited metal portion which is connected to the first metal portion at a first connection area and which is connected to the second metal portion at a second connection area so that the third electro-deposited metal portion interconnects the first and second metal portions; and first insulating material between the first elongate conductive interconnect and the third electro-deposited metal portion of the second elongate interconnect; and a substrate, wherein the first insulating material and the third electro-deposited metal portion are positioned between the substrate and the first elongate conductive interconnect; and wherein no intermediate conductive material is present between the third electro-deposited metal portion and each electro-deposited metal portion at the first connection area or the second connection area.</p>
    <p>2. A cross-over as claimed in claim 1, having a first layer and a second layer, wherein the first elongate conductive interconnect occupies at least the first layer and the second elongate conductive interconnect occupies the first and second layers.</p>
    <p>3. A cross-over as claimed in claim 2, wherein the first layer comprises at least a portion of the first elongate conductive interconnect, the first metal portion, the second metal portion and second insulating material between the first metal portion and the first elongate conductive interconnect and between the second metal portion and the first elongate conductive interconnect and the second layer comprises first insulating material adjacent at least a portion of the first elongate conductive interconnect, and the third interconnecting metal portion.</p>
    <p>4. A cross-over as claimed in claim 3, wherein the first and second insulating material enclose a portion of the first elongate conductive interconnect.</p>
    <p>5. A cross-over as claimed in any preceding claim, wherein the first insulating material forms a layer that is elongated in the same direction as the elongate first conductive layer.</p>
    <p>6. A cross-over as claimed in any preceding claim, wherein the first elongate conductive interconnect is formed wholly from metal.</p>
    <p>7. A cross-over as claimed in any preceding claim, wherein the first elongate conductive interconnect comprises electro-deposited metal.</p>
    <p>8. A cross-over as claimed in claim 7, wherein the first elongate conductive interconnect is formed from the same material as the first and second portions of the second conductive interconnect.</p>
    <p>9. A cross-over as claimed in any preceding claim, wherein the first and second conductive portions each extend in a second direction at an angle to the first direction of elongation of the first elongate conductive member.</p>
    <p>10. A cross-over as claimed in claim 9, wherein the angle is substantially ninety degrees.</p>
    <p>11. A cross-over as claimed in any preceding claim, wherein the third electro-deposited metal portion contains brightening agent.</p>
    <p>12. A cross-over as claimed in any preceding claim, wherein the third metal portion bridges the first insulating material.</p>
    <p>13. A cross-over as claimed in claim 12, wherein the third metal portion is encapsulated and underlies the first insulating material.</p>
    <p>14. A cross-over as claimed in any preceding claim having a substantially planar surface including substantially planar surface portions of the first and second conductive interconnects.</p>
    <p>15. A cross-over as claimed in any preceding claim further comprising a substrate and insulating adhesive material between the substrate and the first and second conductive interconnects.</p>
    <p>16. A cross-over as claimed in claim 15, wherein the substrate is flexible 17. A cross-over as claimed in claim 15 or claim 16, wherein the substrate is made from plastics.</p>
    <p>18. An active-matrix display, comprising a plurality of cross-overs as claimed in any preceding claim.</p>
    <p>19. A cross-over of first and second separate elongate conductive interconnects, comprising: a first elongate conductive interconnect; a second elongate conductive interconnect comprising: a first electro-deposited conductive portion separate from the first elongate conductive interconnect; a second electro-deposited conductive portion separate from the first elongate conductive interconnect and the first conductive portion; and a third electro-deposited metal portion which is directly electro-deposited on the first conductive portion and the second conductive portion so that the second conductive interconnect comprises a continuous track of electro-deposited material; and first insulating material between the first elongate conductive interconnect and the third electro-deposited metal portion of the second elongate interconnect; and a substrate, wherein the first insulating material and the third electro-deposited metal portion are positioned between the substrate and the first elongate conductive interconnect.</p>
    <p>20. A cross-over as claimed in claim 19, wherein the first and second conductive portions are each formed from the same metal as the third electro-deposited portion.</p>
    <p>21. A method of crossing a first elongate conductive interconnect and a separate second elongate conductive interconnect in an integrated circuit, comprising: a) forming a first elongate conductive interconnect; b) electro-depositing metal to form a first conductive portion separate from the first elongate conductive interconnect; C) electro-depositing metal to form a second conductive portion separate from the first elongate conductive interconnect; d) depositing first insulating material over at least a portion of the first elongate conductive interconnect; and e) electro-depositing metal to form a third electro-deposited metal portion extending over the first insulating material to interconnect the first and second conductive portions and form the second elongate conductive interconnect without intermediate conductive material between the third electro-deposited metal portion and either of the first and second conductive portions; and f) transferring the structure formed in steps a) to e) to a substrate.</p>
    <p>22. A method as claimed in claim 21, wherein step d) involves the selective retention of photo-curable material.</p>
    <p>23. A method as claimed in claim 21 or claim 22, wherein, in step a), the first elongate conductive interconnect is formed by electro-deposition of metal.</p>
    <p>24. A method as claimed in any one of claims 21 to 23, wherein step a), b) and C) occur at the same time during a single metal electro-deposition process.</p>
    <p>25. A method as claimed in 24, wherein the metal electro-deposition process involves masked electrolytic deposition.</p>
    <p>26. A method as claimed in claim 25 wherein the mask is second insulator material that is incorporated into the final structure.</p>
    <p>27. A method as claimed in any one of claims 24 to 26, wherein the single electro-deposition process is an anisotropic electrolytic deposition process.</p>
    <p>28. A method as claimed in any one of claims 21 to 27, wherein step e) involves substantially isotropic electrolytic deposition of metal.</p>
    <p>29. A method as claimed as claimed in any one of claims 21 to 28, wherein the third metal portion is formed at right angles to the first elongate conductive interconnect.</p>
    <p>30. A method as claimed in any of claims 21-29, wherein step e) is carried out without first modifying the surfaces to be plated.</p>
    <p>31. A cross-over of first and second conductive means, comprising: first conductive means; second conductive means comprising: a first conductive portion separate from the first conductive means; a second conductive portion separate from the first conductive means and the first conductive portion; and a third electro-deposited metal portion interconnecting the first and second conductive portions without any intermediate conductive material between the third metal portion and either of the first and second conductive portions; and first insulating means for insulating the first conductive means from the second conductive means wherein the first insulating means directly contacts the third electro-deposited metal portion. I.</p>
    <p>Amendments to the claims have been filed as follows</p>
    <p>CLAIMS</p>
    <p>1. A cross-over of first and second separate elongate conductive interconnects, comprising: a first elongate conductive interconnect; a second elongate conductive interconnect comprising: a first electro-deposited conductive portion separate from the first elongate conductive interconnect; a second electro-deposited conductive portion separate from the first elongate conductive interconnect and the first conductive portion; and a third electro-deposited metal portion which is directly electro-deposited on the first conductive portion and the second conductive portion so that the second conductive interconnect comprises a continuous track of electro-deposited material; and first insulating material between the first elongate conductive interconnect and the third electro-deposited metal portion of the second elongate interconnect; and a substrate, wherein the first insulating material and the third electro-deposited metal portion are positioned between the substrate and the first elongate conductive interconnect.</p>
    <p>S</p>
    <p>01*
  2. 2. A cross-over as claimed in claim 1, having a first layer and a second layer, * * wherein the first elongate conductive interconnect occupies at least the first * 25 layer and the second elongate conductive interconnect occupies the first and second layers. * *</p>
    <p>3. A cross-over as claimed in claim 2, wherein the first layer comprises at least a portion of the first elongate conductive interconnect, the first metal portion, the second metal portion and second insulating material between the first metal portion and the first elongate conductive interconnect and between the second metal portion and the first elongate conductive interconnect and the second layer comprises first insulating material adjacent at least a portion of the first elongate conductive interconnect, and the third interconnecting metal portion.</p>
    <p>4. A cross-over as claimed in claim 3, wherein the first and second insulating material enclose a portion of the first elongate conductive interconnect.</p>
    <p>5. A cross-over as claimed in any preceding claim, wherein the first insulating material forms a layer that is elongated in the same direction as the elongate first conductive layer.</p>
    <p>6. A cross-over as claimed in any preceding claim, wherein the first elongate conductive interconnect is formed wholly from metal.</p>
    <p>7. A cross-over as claimed in any preceding claim, wherein the first elongate conductive interconnect comprises electro-deposited metal.</p>
    <p>8. A cross-over as claimed in claim 7, wherein the first elongate conductive interconnect is formed from the same material as the first and second portions of the second conductive interconnect.</p>
    <p>9. A cross-over as claimed in any preceding claim, wherein the first and second conductive portions each extend in a second direction at an angle to the first S...</p>
    <p>S..... direction of elongation of the first elongate conductive member. *...</p>
    <p>10. A cross-over as claimed in claim 9, wherein the angle is substantially ninety S.....</p>
    <p>* * degrees.</p>
    <p>*. * 25 11. A cross-over as claimed in any preceding claim, wherein the third * * S electro-deposited metal portion contains brightening agent.</p>
    <p>12. A cross-over as claimed in any preceding claim, wherein the third metal portion bridges the first insulating material.</p>
    <p>13. A cross-over as claimed in claim 12, wherein the third metal portion is encapsulated and underlies the first insulating material.</p>
    <p>14. A cross-over as claimed in any preceding claim having a substantially planar surface including substantially planar surface portions of the first and second conductive interconnects.</p>
    <p>15. A cross-over as claimed in any preceding claim further comprising a substrate and insulating adhesive material between the substrate and the first and second conductive interconnects.</p>
    <p>16. A cross-over as claimed in claim 15, wherein the substrate is flexible 17. A cross-over as claimed in claim 15 or claim 16, wherein the substrate is made from plastics.</p>
    <p>18. A cross-over as claimed in any preceding claim, wherein the first and second conductive portions are each formed from the same metal as the third electro-deposited portion.</p>
    <p>19. An active-matrix display, comprising a plurality of cross-overs as claimed :. in any preceding claim.</p>
    <p>* *.. 20 20. A method of crossing a first elongate conductive interconnect and a separate second elongate conductive interconnect in an integrated circuit, comprising: a) forming a first elongate conductive interconnect; b) electro-depositing metal to form a first conductive portion separate from the first elongate conductive interconnect; ****** * c) electro-depositing metal to form a second conductive portion separate from the first elongate conductive interconnect and the first conductive portion; d) depositing first insulating material over at least a portion of the first elongate conductive interconnect; and e) directly electro-depositing metal to form a third electro-deposited metal portion extending over the first insulating material to interconnect the first and second conductive portions and form the second elongate conductive interconnect as a continuous track of electro-deposited material; and f) transferring the structure formed in steps a) to e) to a substrate, whereby the first insulating material and the third electro-deposited metal portion are positioned between the substrate and the first elongate conductive interconnect.</p>
    <p>21. A method as claimed in claim 20, wherein step d) involves the selective retention of photo-curable material.</p>
    <p>22. A method as claimed in claim 20 or claim 21, wherein, in step a), the first elongate conductive interconnect is formed by electro-deposition of metal.</p>
    <p>23. A method as claimed in any one of claims 20 to 22, wherein step a), b) and C) occur at the same time during a single metal electro-deposition process.</p>
    <p>24. A method as claimed in 23, wherein the metal electro-deposition process involves masked electrolytic deposition.</p>
    <p>25. A method as claimed in claim 24 wherein the mask is second insulator : * material that is incorporated into the final structure.</p>
    <p>* *.* 20 **** 26. A method as claimed in any one of claims 23 to 25, wherein the single electro-deposition process is an anisotropic electrolytic deposition process. ****</p>
    <p>27. A method as claimed in any one of claims 20 to 26, wherein step e) involves *: * 25 substantially isotropic electrolytic deposition of metal.</p>
    <p>*s**** * 28. A method as claimed as claimed in any one of claims 20 to 27, wherein the third metal portion is formed at right angles to the first elongate conductive interconnect.</p>
    <p>29. A method as claimed in any of claims 20-28, wherein step e) is carried out without first modifying the surfaces to be plated.</p>
GB0706064A 2003-07-12 2004-07-09 A cross-over of conductive interconnects and a method of crossing conductive interconnects Expired - Fee Related GB2438697B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB0706064A GB2438697B (en) 2003-07-12 2004-07-09 A cross-over of conductive interconnects and a method of crossing conductive interconnects

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GBGB0316351.6A GB0316351D0 (en) 2003-07-12 2003-07-12 A cross-over of conductive interconnects and a method of crossing conductive interconnects
GB0602723A GB2423194B (en) 2003-07-12 2004-07-09 A Cross-Over Of Conductive Interconnects And A Method Of Crossing Conductive Interconnects
GB0706064A GB2438697B (en) 2003-07-12 2004-07-09 A cross-over of conductive interconnects and a method of crossing conductive interconnects

Publications (3)

Publication Number Publication Date
GB0706064D0 GB0706064D0 (en) 2007-05-09
GB2438697A true GB2438697A (en) 2007-12-05
GB2438697B GB2438697B (en) 2008-04-16

Family

ID=38671032

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0706064A Expired - Fee Related GB2438697B (en) 2003-07-12 2004-07-09 A cross-over of conductive interconnects and a method of crossing conductive interconnects

Country Status (1)

Country Link
GB (1) GB2438697B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2454740A (en) * 2007-11-19 2009-05-20 Hewlett Packard Development Co Interconnect, crossover and gate electrode structures using electrodeposited metals and dielectrics

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1005943A (en) * 1962-10-18 1965-09-29 Intellux Inc Multilayer electrical circuit assemblies and processes for producing such assemblies
US3615949A (en) * 1968-11-05 1971-10-26 Robert E Hicks Crossover for large scale arrays
US4159222A (en) * 1977-01-11 1979-06-26 Pactel Corporation Method of manufacturing high density fine line printed circuitry
EP0317011A2 (en) * 1987-11-20 1989-05-24 Philips Electronics Uk Limited Multi-level circuits, methods for their fabrication, and display devices incorporating such circuits

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1005943A (en) * 1962-10-18 1965-09-29 Intellux Inc Multilayer electrical circuit assemblies and processes for producing such assemblies
US3615949A (en) * 1968-11-05 1971-10-26 Robert E Hicks Crossover for large scale arrays
US4159222A (en) * 1977-01-11 1979-06-26 Pactel Corporation Method of manufacturing high density fine line printed circuitry
EP0317011A2 (en) * 1987-11-20 1989-05-24 Philips Electronics Uk Limited Multi-level circuits, methods for their fabrication, and display devices incorporating such circuits

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2454740A (en) * 2007-11-19 2009-05-20 Hewlett Packard Development Co Interconnect, crossover and gate electrode structures using electrodeposited metals and dielectrics
GB2454740B (en) * 2007-11-19 2011-12-21 Hewlett Packard Development Co Conductive interconnects
US8604604B2 (en) 2007-11-19 2013-12-10 Hewlett-Packard Development Company, L.P. Conductive interconnects

Also Published As

Publication number Publication date
GB2438697B (en) 2008-04-16
GB0706064D0 (en) 2007-05-09

Similar Documents

Publication Publication Date Title
CN102280452B (en) Thin film transistor substrate, method of fabricating the same and flat display having the same
US20180279488A1 (en) Method for forming insulating layer, method for producing electronic device, and electronic device
KR20090076908A (en) Field effect transister, and electric circuit
US20070145480A1 (en) Thin film transistor, electrode thereof and method of fabricating the same
CN105448864A (en) Electronic component
US8519453B2 (en) Thin film transistor device with metallic electrodes
EP2553718B1 (en) Transistor and its method of manufacture
JP2009015098A (en) Display device and method of manufacturing display device
US7745735B2 (en) Cross-over of conductive interconnects and a method of crossing conductive interconnects
US11538892B2 (en) Display panel having circuits on opposing sides of insulating substrate connected by tapered through hole and pad, manufacturing method thereof, and display device
US20060240668A1 (en) Semiconductor device with metallic electrodes and a method for use in forming such a device
GB2438697A (en) A cross-over of conductive interconnects and a method of crossing conductive interconnects
CN106876415A (en) Thin film transistor array substrate and manufacturing method thereof
CN105655293A (en) Array substrate, manufacturing method thereof and display device
US20220397820A1 (en) Photomask, method of manufacturing array substrate, and display panel
CN112259586B (en) Display panel and display device
US8575025B2 (en) Templated circuitry fabrication
CN114531774A (en) Flexible circuit board, manufacturing method and display device
EP3282488A1 (en) Thin-film transistor array formation substrate, image display device substrate, and thin-film transistor array formation substrate manufacturing method
KR100769161B1 (en) Liquid Crystal Display Device And Method For Fabricating The Same
CN112310148A (en) Patterning of stacks
US11916085B2 (en) Array substrate, method of manufacturing array substrate, and display panel
Strohhöfer et al. Roll-to-roll microfabrication of polymer microsystems
CN115376452B (en) Array substrate, preparation method thereof and display device
CN101969042A (en) Ink jet printing and laser interference exposure based circuit interconnecting method

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20200709