GB2402767A - Non-volatile memory using error checking and correction techniques - Google Patents
Non-volatile memory using error checking and correction techniques Download PDFInfo
- Publication number
- GB2402767A GB2402767A GB0410890A GB0410890A GB2402767A GB 2402767 A GB2402767 A GB 2402767A GB 0410890 A GB0410890 A GB 0410890A GB 0410890 A GB0410890 A GB 0410890A GB 2402767 A GB2402767 A GB 2402767A
- Authority
- GB
- United Kingdom
- Prior art keywords
- error
- correction
- memory
- unit
- error checking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 85
- 238000012937 correction Methods 0.000 title claims abstract description 80
- 238000000034 method Methods 0.000 title claims abstract description 22
- 238000001514 detection method Methods 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 4
- 230000015556 catabolic process Effects 0.000 abstract 2
- 238000006731 degradation reaction Methods 0.000 abstract 2
- 208000011580 syndromic disease Diseases 0.000 description 13
- 238000004364 calculation method Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
In a non-volatile memory unit such as a flash memory unit, the degradation of charge can result in an error during a read operation. By using the error checking and correction techniques, a determination can be made whether a detected error can be corrected and, if correctable, is the error consistent with charge degradation at that bit position displaying the error. When a correctable error is detected (33, 34, 35, 36), the signal group address and the correction pattern are stored (38) and an interrupt request flag applied (39) to the central processing unit. When the interrupt flag is processed, the central processing unit, using the signal group address and the correction pattern, restores the charge of the bit position in the memory unit (40). In this manner, further read operations involving the restored bit position will not repeat the corrected error.
Description
APPARATUS AND METHOD FOR RESPONDING
TO DATA RETENTION LOSS TN A NON-VOLATILE
MEMORY UNIT USING ERROR CHECKING
AND CORRECTION TECHNIQUES
FIELD OF THE INVENTION
This invention relates generally to the data processing systems and, more particularly, to error checking and correction techniques used in connection with a non-volatile memory unit such as a flash memory unit.
BACKGROUND OF THE INVENTION
Referring to Fig. 1, a block diagram of a data processing system 10 that includes error checking and correction capability according to the prior art is shown. The data processing system 10 includes a central processing unit 11 and a memory unit 12. The central processing unit 11 exchanges signals with apparatus not shown, but which, for example, can include peripheral devices, keyboard signals, etc. The central processing unit 11 applies address signals to the main memory 121 and to the error checking and correction memory 122. The central processing unit 11 also applies data signals to the main memory 121 and the error checking and correction memory 122. The main memory 121, during a read operation, applies signals to a check bit calculation unit 123. The check bit calculation unit 123 and the error checking and correction memory 122 apply signals to the syndrome calculation unit 124. The syndrome calculation unit 124 applies data signals and the syndrome unit 124 applies syndrome signals to the bit correction unit 125.
The operation of the data processing system 10 can be understood as follows. The central processing unit 11, in a write operation of a signal group, generates the error checking and correction signals associated with the signal group to be stored in the main memory 121.
The signal group is then stored in the main memory 121 and the error checking and correction signals are stored in the error checking and correction memory 122 at the same address. In a read operation, the addressed signal group in the main memory 121 is applied to the check bit calculator 123 while the associated (i.e., at the same adclress) error checking and correction ( 2 signals in the error checking and correction memory 122 are transferred to the syndrome calculation unit 124. The check bit calculation unit 123 provides error checking and correction signals to the syndrome calculation unit 124. Based on a comparison of the signals from the check bit calculation unit 123 and the error checking and correction signals from the error correction code memory, the syndrome calculation unit 124 provides a group of syndrome signals that identifies the correctable bit position in the data signal group. The group of syndrome signals is applied to the bit correction unit 125. In the bit correction unit, the data signal group from the main memory 121 is corrected and transferred to the central processing unit l 1.
While the foregoing operation has proven successful for correcting data signal groups stored in a non-volatile memory, one problem is that this error will need to be corrected for every read operation. However, when an error in a different position in the data signal group is identified, the single bit error correcting procedures will not be adequate and the data processing unit forced to respond to an uncorrectable error.
A need has therefore been felt for apparatus and associated method for using an error checking and correction algorithm for correcting a bit in a data signal group. It would be another feature of the apparatus and associated method to identify a failing bit as a cause of an error in the data signal group. It would be yet another feature of the apparatus and associated method to restore the charge on the failing bit in the main memory or error checking and correction memory.
SUMMARY OF THE INVENTION
The aforementioned and other features are accomplished, according to the present invention, by providing the main memory with error checking and correction apparatus and with apparatus identifying a signal group error, detected by the error checking and correction apparatus, as a the result of a failing bit position in the main memory or the error checking and correction memory. A failing bit position occurs in a non-volatile main memory implemented, for example, in flash technology when charge leakage changes the state of original or default state of the bit location. When a correctable data signal group error is identified in a read operation, the error is corrected and the data signal group is forwarded to the central processing - 3 unit. In addition, the address and the location of the location of the error are stored. An interrupt flag is available to the central processing unit. When the central processing unit can be interrupted, the central processing unit restores the location in the main memory where the error originated based on the stored address and location. The error correcting apparatus will thereafter not be burdened with correcting errors in the same bit location. Additionally, it is sometimes desirable to leave unprogrammed locations in the memory where tables can be updated without erasing the location contents. When the existing table is to e updated, the old information is programmed to be all logic "0"s. The corresponding correction bits are programmed to be all logic "0"s. The new table with its new correction bits is then programmed into new, usually successive locations that were previously all logic "l"s (all erased bits). To facilitate this requirement, additional circuitry is added to suppress optionally error corrections when the data and the correction bits are all in the logic "l"s or logic "0"s state.
Other features and advantages of the present invention will be more clearly understood upon reading of the following description and the accompanying drawings and claims.
Brief Description of the Drawings
Figure I is a block of a central processing unit and a main memory unit having error checking and correction capability according to the prior art.
Figure 2 is a block diagram of a central processing unit having error checking and correction capability as well as failing bit identification and restoration apparatus according to the present invention.
Figure 3 is flow chart illustrating the response to an error detected during a read operation according to the present invention.
Description of the Preferred Embodiment
DETAILED DESCRIPTION OF THE DRAWINGS
Fig. I has been described with respect to the related art.
Referring next to Fig. 2, a block diagram of data processing system 20 according to the present invention is illustrated. The central processing unit 11, the main memory unit 121, the error checking and correction memory 122, and the syndrome calculation unit 124 perform essentially the same functions as described in Fig. 1. The bit correction unit 225 has an additional function as compared to the bit correction unit 125 of Fig. 1. In particular, when the bit location that is failing displays a logic "1" as compared to a correct logic "0", an interrupt in -, request flag indicative of a failing zero bit position is generated. The present invention has three control signals that are illustrated by the erase condition valid 221, the correctable error interrupt enable 223, and the interrupt on zero fail only. These control signals are applied to the interrupt flag request unit 226. Based on these signals, the correction pattern latch unit 227 and the address latch 228 will store appropriate signal groups until the central processing unit 11 responds to a signal from the interrupt request flag unit 226. When the signal from the interrupt request unit 226 is serviced, the contents of the correction pattern latch 227 and the address latch 228 are forwarded to the central processing unit 11.
The erase condition valid signal 221 provides that when a group memory of locations have had no data stored therein, the storage locations are in the erase condition and are indicative of logic "l"s, then no correction is done. Normally, the erased condition would generate a non- correctable error. Setting the erase condition valid flag allows this error to be ignored.
The interrupt on zero fail only signal provides that an interrupt request flag will be set when, in the normal correction of signal groups, the correction is to change a logic "1" to a logic "O". The correction is consistent with a charge loss in a bit location. The correction of a logic "O" to a logic "1" is not consistent with a charge loss in a bit location in the present example.
When a correctable error meeting the foregoing requirements is identified, then a signal from the bit correction unit 225 is applied to the interrupt request flag unit. The results of the syndrome calculation unit 124 are latched in the correction pattern latch unit 227 until the central processing unit can service the interrupt.
The correctable error interrupt enable signal allows correctable errors optionally to generate an interrupt request. When the error is not correctable, then the central processing unit 11 is notified of a non-correctable error and the currently executing process is aborted.
Referring to Fig. 3, a process for responding to a detected error according to the present invention is shown. In step 31, the central processing unit is executing instructions of a program.
In step 32, a read operation for retrieval of signal groups from the memory unit is instituted. A determination is made by the error checking and correction apparatus whether the retrieved signal group has an error. in step 33. When no error is detected in step 34, the procedure returns to step 31. When an error is detected I step 33, then a determination is made whether the detected error (or errors) is correctable. When the detected error is not correctable in step 34, then the operation of the processing unit or at least that program is aborted. When in step 34 the detected error is correctable, then the syndrome bits are calculated in step 35. In step 36, a a-; s determination is made whether the error is consistent with a failing bit in the main memory.
When the detected failing bit is not consistent with a failing bit location in the main memory, then the erroneous bit is corrected in step 37 and the process returned to step 31 for execution of the program. When, in step 36, the detected error is consistent with a failing bit location, then the address of the signal group in which the error was detected and the correction pattern are stored in step 38. In step 39, an interrupt flag is set. The procedure then corrects the error and returns to step 31. In step 40, the interrupt flag is serviced by the central processing unit. The charge on the failing bit location is restored and the process returns to step 31.
OPERATION OF THE PREFERRED EMBODIMENT
The operation of the present invention can be understood as follows. The invention relies on the fact that certain non-volatile memories, such as flash memory units or EEPROM (electrically erasable programmable read only memory) units, have a first state, i.e., a logic "0" state determined by a stored charge. When the stored charge decays a sufficient amount, then the bit location will be read as logic "1". The error checking and correction apparatus will determine the presence of an error state. In the example given above, the data signal groups stored in main memory is 64 bits. The check bit signal groups stored in the error checking and correction memory unit are 8 bits in lengths. The syndrome bits would therefore be 72 bits in length. Such an error checking and correction technique can identify a single correctable error or can identify two errors that cannot be corrected. As will be clear to those skilled in the art, more elaborate error checking and correction schemes are available and can be used advantageously with the present invention. When the error checking and correction unit determines that a bit signal that should be a logic "0" is a logic "l", this error can be caused by a decay of the charge at the memory location. The response of the present invention, upon detection of an error that could be the result of decay of charge from a bit location, is to restore the charge at the bit location. The restoration of charge is the result of setting an interrupt flag. In addition, the address and the correction pattern are stored of the signal group having the error are stored.
When the central processing unit responds to the interrupt flag, the address and correction pattern are transferred to the central processing unit. The central processing unit can restore the charge of the failing bit location or can restore either the signal group locations in the main memory or in the error checking and correcting memory unit depending on the position of the correctable error. f j 6
While the invention has been described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. Accordingly, other embodiment variations, and improvements not described herein, are not necessarily excluded from the scope of the invention, the scope of the invention being defined by the following claims.
Claims (18)
- - \ iCLAIMS: 1. A method of responding to an error in a signal group retrieved from a non-volatile memory unit, the method comprising: when the error is correctable, correcting the error in the signal group using error checking and correction techniques; and when the error is consistent with a failing bit position, restoring the charge associated with the bit position.
- 2. The method as recited in claim 1, wherein the restoring step includes the steps of: storing the address of the signal group having the error; storing the correction pattern identifying location of the error in the signal group; and providing an interrupt flag to the central processing unit indicating the need to restore a bit location in the memory unit.
- 3. The method as recited in claim I or 2, further comprising implementing the main memory and the error checking and correction memory in a technology selected from the group consisting of flash technology and EEPROM technology.
- 4. A memory unit comprising: a memory portion having storage units storing data bits; a memory portion storing error correction bits; an error checking and correction unit; and registers to hold the location of one or more corrected bits.
- 5. The memory unit as recited in claim 4, wherein the error checking and correction unit includes circuitry for requesting an interrupt and/or for setting a flag which can be polled, when a failing bit can be corrected.
- 6. The memory unit as recited in claim 4 or 5, wherein the error checking and correction unit includes circuitry for requesting an abort condition when a failing bit is detected which can not be corrected. l- o 4 o
- 7. The memory unit as recited in any of claims 4 - 6, wherein the memory is comprised of storage units storing data bits that can be set to one of two states, wherein any of the data bits may be changed to a first state independently of the other bits, the resulting state being a programmed state, wherein all of the data bits of a plurality of data bits must be set to the second state simultaneously, the second state being an erased state, the memory unit further comprising: circuitry to store the location of a correctable error; and circuitry to generate an interrupt request; circuitry to set a flag bit only when the correctable error is a bit that has been changed from the programmed state to the erased state.
- 8. The memory unit as recited in any of claims 4 - 7, further comprising: circuitry to optionally exclude from generating bit correction at least one of the conditions where the data bits and error detection and correction bits are either all in the erased state or all in the programmed state.
- 9. A memory unit comprising: storage units storing data bits; storage units storing error checking and correction bits; and an error detection and correction unit wherein the memory unit contains circuitry to optionally exclude from generating bit correction at least one of the conditions where the data bits and error detection and correction bits are either all in the erased state or all in the programmed state.
- 10. A data processing system, the data processing system comprising: a central processing unit; and a memory unit, the memory unit including: a main memory, the main memory storing data signal groups in a plurality of addresses; i -) an error checking and correction memory, the error checking and correction memory storing error correcting signals for each data signal group in the main memory at the same address in the error checking and correction code memory; error checking and correction apparatus for identifying and correcting at least one error in a data group accessed by a read operation; and failing bit apparatus, the failing bit apparatus identifying when a correctable error is the result of a failing location.
- 11. The data processing system as recited in claim 10, wherein the failing bit apparatus includes: an address storage unit; a correction pattern storage unit; and an interrupt flag unit, the interrupt flag unit issuing an interrupt flag when an error is detected that can be the result of failing bit memory location.
- 12. The data processing system as recited in claim 10 or I 1, further comprising an all logic "l"s detection unit for determining whether all of the signals from a main memory and error checking and correction memory are all logic "1".
- 13. The data processing system as recited in any of claims 10 - 12, wherein the main memory and the error checking and correction memory are implemented in a technology selected from the group consisting of flash technology and EEPROM technology.
- 14. A memory unit comprising: a non-volatile main memory unit; a nonvolatile error memory for storing error checking and correction signals for a signal group in the main memory having the same address; error checking and correction apparatus, the error apparatus generating a correction pattern identifying the location of an error in an addressed signal group and the associated error signals, the error apparatus generating a restore signal when the error is consistent with a failing bit location; ^ flag apparatus storing the associated correction pattern and the associated address in response to the restore signal, the flag apparatus generating an interrupt flag in response to the restore signal.
- 15. The memory unit as recited in claim 14, wherein the stored correction pattern and the stored address are transferred to the central processor for restoration of the failing bit location when the central processing unit services the interrupt.
- 16. The memory unit as recited in claim 14 or 15, wherein the error checking and correction apparatus includes an all logic "I"s detection unit, the all logic "l"s detection unit determining when the signals stored in the main memory and in the error signal memory are all logic "I "s.
- 17. The memory unit as recited in any of claims 14 - 16, wherein the main memory and the error checking and correction memory are implemented in a technology selected from the group consisting of flash technology and EEPROM technology.
- 18. A method, memory or system substantially as herein described with reference to the drawings.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US47078303P | 2003-05-15 | 2003-05-15 | |
US10/639,350 US7496822B2 (en) | 2003-05-15 | 2003-08-12 | Apparatus and method for responding to data retention loss in a non-volatile memory unit using error checking and correction techniques |
Publications (3)
Publication Number | Publication Date |
---|---|
GB0410890D0 GB0410890D0 (en) | 2004-06-16 |
GB2402767A true GB2402767A (en) | 2004-12-15 |
GB2402767B GB2402767B (en) | 2008-04-23 |
Family
ID=32600314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0410890A Expired - Fee Related GB2402767B (en) | 2003-05-15 | 2004-05-17 | Apparatus and method for responding to data retention loss in a non-volatile memory unit using error checking and correction techniques |
Country Status (3)
Country | Link |
---|---|
US (1) | US7496822B2 (en) |
JP (1) | JP2004342112A (en) |
GB (1) | GB2402767B (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7089447B2 (en) * | 2003-08-13 | 2006-08-08 | Texas Instruments Incorporated | Apparatus and method for compression based error correction procedure in a data processing system |
GB0416074D0 (en) * | 2004-07-17 | 2004-08-18 | Ibm | Controlling data consistency guarantees in storage apparatus |
JP4413840B2 (en) | 2005-09-20 | 2010-02-10 | 株式会社東芝 | Storage medium playback apparatus, storage medium playback method, and storage medium playback program |
KR101197556B1 (en) | 2006-01-09 | 2012-11-09 | 삼성전자주식회사 | Device and method capable of verifying program operation of non-volatile memory and memory card including the same |
FR2896612B1 (en) * | 2006-01-20 | 2008-06-27 | St Microelectronics Sa | NON-VOLATILE MEMORY DEVICE WITH PERIODIC REFRESHING AND METHOD FOR PROGRAMMING SUCH A DEVICE |
US7590600B2 (en) * | 2006-03-28 | 2009-09-15 | Microsoft Corporation | Self-contained rights management for non-volatile memory |
KR100847560B1 (en) * | 2006-12-11 | 2008-07-21 | 삼성전자주식회사 | Circuits and methods for correcting errors in downloading firmware |
CN100449498C (en) * | 2007-02-16 | 2009-01-07 | 沃华科技有限公司 | Data storage device |
TW200947450A (en) * | 2008-05-09 | 2009-11-16 | A Data Technology Co Ltd | Storage system capable of data recovery and method thereof |
US8880970B2 (en) * | 2008-12-23 | 2014-11-04 | Conversant Intellectual Property Management Inc. | Error detection method and a system including one or more memory devices |
EP2381265B1 (en) * | 2010-04-20 | 2013-09-11 | STMicroelectronics Srl | System for performing the test of digital circuits |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0935255A2 (en) * | 1989-04-13 | 1999-08-11 | SanDisk Corporation | Flash EEPROM system |
US6233717B1 (en) * | 1997-12-31 | 2001-05-15 | Samsung Electronics Co., Ltd. | Multi-bit memory device having error check and correction circuit and method for checking and correcting data errors therein |
US20020083390A1 (en) * | 2000-12-22 | 2002-06-27 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method for storing data bits and ECC bits therein |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4535455A (en) * | 1983-03-11 | 1985-08-13 | At&T Bell Laboratories | Correction and monitoring of transient errors in a memory system |
US4608687A (en) * | 1983-09-13 | 1986-08-26 | International Business Machines Corporation | Bit steering apparatus and method for correcting errors in stored data, storing the address of the corrected data and using the address to maintain a correct data condition |
JP2830308B2 (en) * | 1990-02-26 | 1998-12-02 | 日本電気株式会社 | Information processing device |
US5263032A (en) * | 1991-06-27 | 1993-11-16 | Digital Equipment Corporation | Computer system operation with corrected read data function |
US5490155A (en) * | 1992-10-02 | 1996-02-06 | Compaq Computer Corp. | Error correction system for n bits using error correcting code designed for fewer than n bits |
GB2289779B (en) * | 1994-05-24 | 1999-04-28 | Intel Corp | Method and apparatus for automatically scrubbing ECC errors in memory via hardware |
US6279128B1 (en) * | 1994-12-29 | 2001-08-21 | International Business Machines Corporation | Autonomous system for recognition of patterns formed by stored data during computer memory scrubbing |
US5715193A (en) * | 1996-05-23 | 1998-02-03 | Micron Quantum Devices, Inc. | Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocks |
US5978953A (en) * | 1996-12-19 | 1999-11-02 | Compaq Computer Corporation | error detection and correction |
US5978952A (en) * | 1996-12-31 | 1999-11-02 | Intel Corporation | Time-distributed ECC scrubbing to correct memory errors |
US5912906A (en) * | 1997-06-23 | 1999-06-15 | Sun Microsystems, Inc. | Method and apparatus for recovering from correctable ECC errors |
US6505305B1 (en) * | 1998-07-16 | 2003-01-07 | Compaq Information Technologies Group, L.P. | Fail-over of multiple memory blocks in multiple memory modules in computer system |
US6272651B1 (en) * | 1998-08-17 | 2001-08-07 | Compaq Computer Corp. | System and method for improving processor read latency in a system employing error checking and correction |
JP4105819B2 (en) * | 1999-04-26 | 2008-06-25 | 株式会社ルネサステクノロジ | Storage device and memory card |
DE60024564T2 (en) * | 1999-11-01 | 2006-08-10 | Koninklijke Philips Electronics N.V. | Data circuit with a non-volatile memory and with an error-correcting circuit |
US6845472B2 (en) * | 2000-01-25 | 2005-01-18 | Hewlett-Packard Development Company, L.P. | Memory sub-system error cleansing |
DE10305008A1 (en) * | 2003-02-07 | 2004-08-19 | Robert Bosch Gmbh | Method and device for monitoring an electronic control |
-
2003
- 2003-08-12 US US10/639,350 patent/US7496822B2/en active Active
-
2004
- 2004-05-14 JP JP2004144767A patent/JP2004342112A/en not_active Abandoned
- 2004-05-17 GB GB0410890A patent/GB2402767B/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0935255A2 (en) * | 1989-04-13 | 1999-08-11 | SanDisk Corporation | Flash EEPROM system |
US6233717B1 (en) * | 1997-12-31 | 2001-05-15 | Samsung Electronics Co., Ltd. | Multi-bit memory device having error check and correction circuit and method for checking and correcting data errors therein |
US20020083390A1 (en) * | 2000-12-22 | 2002-06-27 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method for storing data bits and ECC bits therein |
Also Published As
Publication number | Publication date |
---|---|
US7496822B2 (en) | 2009-02-24 |
US20040230879A1 (en) | 2004-11-18 |
JP2004342112A (en) | 2004-12-02 |
GB0410890D0 (en) | 2004-06-16 |
GB2402767B (en) | 2008-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7849382B2 (en) | Memory control circuit, nonvolatile storage apparatus, and memory control method | |
KR0128218B1 (en) | Nonvolatile memory with flash erase capability | |
US6601132B2 (en) | Nonvolatile memory and method of writing data thereto | |
US6931582B2 (en) | Memory card and memory controller | |
US8719662B2 (en) | Memory device with error detection | |
US20060120166A1 (en) | Data processing apparatus and method for flash memory | |
KR20020032340A (en) | Method of managing a defect in a flash memory | |
US10635527B2 (en) | Method for processing data stored in a memory device and a data storage device utilizing the same | |
US11055173B2 (en) | Redundant storage of error correction code (ECC) checkbits for validating proper operation of a static random access memory (SRAM) | |
JPH03248251A (en) | Information processor | |
US7496822B2 (en) | Apparatus and method for responding to data retention loss in a non-volatile memory unit using error checking and correction techniques | |
US9910729B1 (en) | Restoring ECC syndrome in non-volatile memory devices | |
JP2004220068A (en) | Memory card and method for writing data in memory | |
US7657795B2 (en) | Method and apparatus for writing to a target memory page of a memory | |
US11231990B2 (en) | Device and method for generating error correction information | |
US6941413B2 (en) | Nonvolatile memory, its data updating method, and card reader equipped with such nonvolatile memory | |
US11669392B2 (en) | Non-volatile memory | |
JP2002244932A (en) | Control device | |
JP3646679B2 (en) | Non-volatile memory data rewrite method | |
US10250279B2 (en) | Circuits and methods for writing and reading data | |
JP4691355B2 (en) | Non-volatile memory | |
JP3314719B2 (en) | Flash EEPROM and its test method | |
JP3041007B2 (en) | Non-volatile memory management method | |
JPH11203892A (en) | Semiconductor nonvolatile memory device | |
JPH04237351A (en) | Memory rewriting system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20200517 |