GB2401480A - Application specific apparatus for dissipating heat - Google Patents

Application specific apparatus for dissipating heat Download PDF

Info

Publication number
GB2401480A
GB2401480A GB0406231A GB0406231A GB2401480A GB 2401480 A GB2401480 A GB 2401480A GB 0406231 A GB0406231 A GB 0406231A GB 0406231 A GB0406231 A GB 0406231A GB 2401480 A GB2401480 A GB 2401480A
Authority
GB
United Kingdom
Prior art keywords
heat
dissipating
substrate
stud
attached
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB0406231A
Other versions
GB0406231D0 (en
Inventor
Arthur Fong
Marvin Glenn Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Publication of GB0406231D0 publication Critical patent/GB0406231D0/en
Publication of GB2401480A publication Critical patent/GB2401480A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3731—Ceramic materials or glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736—Metallic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/4935—Heat exchanger or boiler making

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Materials Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)

Abstract

An application specific heat sink assembly is presented wherein a heat-dissipating substrate 1143 is selected of a particular size, shape and material in order to meet predetermined heat-dissipating requirements and more than one heat-dissipating stud 1145 is selected or formed of particular sizes, shapes and materials in order to meet predetermined requirements. The heat-dissipating substrate 1143 and heat-dissipating studs 1145 form a heat sink assembly having application specific features selected to optimize the heat-dissipating, CTE matching, environmental resistance requirements, low mass requirements, size, machinability, cost structure and other desirable features of a particular application for dissipating heat from multiple electronic components 1154.

Description

240 1 430
APPLICATION SPECIFIC APPARATUS FOR DISSIPATING HEAT
The present invention relates to a heat sink device and to a method of making such a device.
Electronic componeu a, such as integrated circuits or printed circuit boards, are becoming more and more common in various devices. For example, central processing units, interface, graphics and memory circuits typically comprise several integrated circuits. During normal operations, many electronic components, such as integrated circuits, generate significant amounts of heat. If the heat generated during the operation of these and other devices is not removed, the electronic components or other devices near them may overheat, resulting in damage to the components or degradation of component performance.
In order to avoid such problems caused by over heating, heat sinks or other heat-dissipating devices are often used with electronic components to dissipate heat. One must balance the heat-dissipating requirements of a heat sink with other factors. Heat sinks may crack, damage or separate from the electronic components they are attached to if the heat sink has a coefficient of thermal expansion significantly different from the electronic component. Also, many heat sink materials are relatively heavy. If the electronic component the heat sink is attached to is subjected to vibration or impact, the weight of the heat sink attached to the electronic component may crack, damage or cause the heat sink to separate from the electronic component to which it is attached.
Frequently, more than one electronic component on a printed circuit board, multi-chip module or electronic system requires heat dissipation. It would be advantageous for more than one component to be able to utilize a single heat-dissipating device, in order to optimize system cost, weight, size, and other features. However, different die on a printed circuit assembly or within a multi-chip module may have different coefficients of thermal expansion or heat dissipating requirements. Moreover, some materials provide good thermal conductivity, but are difficult to shape, expensive, heavy or have other less desirable features to a particular heat-dissipating situation.
The present invention seeks to provide an improved heat dissipating device.
According to an aspect of the present invention there is provided a heat sink device for dissipating heat from more than one electronic component, including a heat-dissipating substrate selected for one or more of the following properties: size, shape, mass, cost, thermal conductivity, environmental resistance; and more than one heat-dissipating stud, wherein each heat- dissipating stud is selected for its CTE and machinability properties, wherein each heat-dissipating stud is attached to the heat-dissipating substrate such that an electronic component may be attached to each heat- dissipating stud.
According to another aspect of the present invention there is provided a method of manufacturing a heat sink device including the steps of selecting a heat-dissipating substrate, forming more than one heatdissipating studs, wherein each heat-dissipating stud is shaped and sized to mate with an electronic device to be cooled, and attaching the more than one heat-dissipating studs to predetermined locations on the heatdissipating substrate.
The preferred embodiment can provide a heat-dissipating device that is capable of accommodating various different requirements to more than one device requiring heat-dissipation.
The preferred embodiment can also optimise heat dissipation, weight, cost, machinability and other features of heat-dissipating devices and by providing single heat-dissipating device to more than one die or component in an electronic assembly.
A preferred apparatus and method can optimise heat dissipation, CTE matching, weight, cost, machinability or other features of a heat dissipation device.
The apparatus may comprise a application specific heat sink device For dissipating heat from more than one electronic component, the application specific heat sink device may have a heat-dissipating substrate selected for one or more of its size, shape, mass, cost, thermal conductivity, or environmental resistance properties; and more than one heat-dissipating studs, each selected for its CTE and machinability properties, such that each heat-dissipating stud may be attached to the heat-dissipating substrate such that an electronic component may be attached to each of the heat- dissipating studs.
A method for manufacturing an application specific heat sink device for dissipating heat from more than one electronic component, may include selecting or forming a heat-dissipating substrate; forming more than one heat-dissipating stud, such that each of the heat-dissipating studs may be shaped and sized to mate with an electronic device to be cooled; and attaching each of the heat-dissipating studs to the substrate. An electronic device to be cooled may be attached to each heat-dissipating stud.
Embodiments of the present invention are described below, by way of example only, with reference to the accompanying drawings, in which: FIG. 1 illustrates a first embodiment of a heat-dissipating device in accordance with the present invention; FIG. 2 illustrates a second embodiment of a heat-dissipating device in accordance with the present invention; FIG. 3 illustrates a third embodiment of a heat-dissipating device in accordance with the present invention; FIG. 4 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the first embodiment of the present invention; FIG. 5 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the second embodiment of the present invention; FIG. 6 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the third embodiment of the present invention; FIG. 7 illustrates a top plan view of an integrated circuit device package according to a fourth embodiment of the invention prior to encapsulation; FIG. 8 illustrates a cross-sectional view of the integrated circuit device of FIG. 7 taken along line 8-8; s FIG. 9 illustrates a fifth embodiment of a heat- dissipating device for dissipating heat from more than one component in accordance with the present invention; FIG. 10 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the fifth and sixth embodiments of the present invention; and FIG. 11 illustrates a cross-sectional view of more than one integrated circuits attached to a heat-dissipating device prior to encapsulation in accordance with a sixth embodiment of the present invention.
As shown in the drawings for purposes of illustration, there are shown techniques for providing a heat-dissipating device in which the various features of the device, e.g. thermal conductivity, precise tolerances, CTE matching with the part to be cooled, environmental resistance, low mass, good bondability, cost, machinability, etc., may be selectively optimized. Optimizing various features of a heat sink device may be accomplished with a heat sink of more than one material, creating an application specific heat sink structure capable of meeting different requirements in different locations more readily than a monolithic heat sink structure.
Turning now to the drawings, FIG. 1 illustrates a heat dissipation device according to a first embodiment of the present invention. A heat dissipation substrate 110 is provided. The heat dissipation substrate 110 may be selected from any known heat sink material, alloy or combination thereof, such as Aluminum Silicon Carbide, Copper, Aluminum, carbon/metal composite, ceramic or other known heat sink material. By way of example only, AlSiC may be selected for its heat conducting qualities and low weight.
A heat-dissipating stud 120 may be formed by stamping, machining, etching or laser cutting from any known heat sink material, alloy or combination thereof, such as copper, tungsten, molybdenum, aluminum, copper/molybdenum/copper or other known heat sink material.
Heat stud 120 may be selected in order to have a CTE (coefficient of thermal expansion) that is relatively close to the device (integrated circuit chip, integrated circuit package, integrated circuit module, printed circuit board, etc.) to which it is to be attached. As shown in the flow chart in FIG 4, the heat dissipation stud 120 may be attached to the surface 180 of the heat dissipation substrate110 at a predetermined location 130 by any known means of attachment, such as brazing, soldering, adhesive bonding, press fit, screws, rivets, welding, cold diffusion under high pressure, diffusion bonding, or a thermally conductive metallic adhesive. The heat-dissipating stud 120 is precisely shaped by means of machining, stamping, etching or laser cutting and attached to the heat dissipation substrate 110 at a predetermined location 130.
As the embodiment of application specific heat sink shown is versatile, various heat-dissipating substrates 110 of various materials and sizes may be kept on hand. Various heat-dissipating studs 120 of various materials and sizes may be kept on hand. Thus, the manufacturer of the device to be cooled (one exemplary embodiment shown in FlGs. 7-8) may select the substrate 110 and stud 120 for a particular heat-dissipating application by feature requirements, cost, low mass, good thermal conductivity, precise tolerances, etc. In such a case, as shown in FIG 4, the manufacturer may select.410 the substrate 110, select the stud 120 and select an appropriate attachment method 420 as required by the particular application in order to optimize the heat sink features to the application, while minimizing heat sink costs. The device to be cooled may be attached to the stud 420. It should be noted, that the stud 120 might be attached to the device to be cooled before the stud 120 is attached to the substrate 110.
Alternatively, the manufacturer may keep various heat-dissipating substrates 110 of varying materials and sizes on hand or order from a supplier. Once the heat-dissipating substrate 110 is selected 410 for a particular application, a customized heat-dissipating stud 120 may be fabricated to specific size, thermal conductivity requirements, etc. After the stud 120 is manufactured, it may be attached 420 by any attachment method appropriate to the application. This embodiment may permit the substrate to be of a material, alloy, or composite that is not readily machinable, but has other desirable heat sink features, such as good thermal conductivity, inexpensive, low mass, etc. while the stud 120 may provide other features, such as improved CTE matching with the device to be cooled, more precise machinability for sizing to match the device to be cooled, etc. The studs may also be used to obtain relative CTE matching with each respective die. It should be noted that precise CTE matching is not usually required, it is sufficient to have relatively close CTE's, as disclosed in U.S. Pat. No. 5,886,407, Polese et al., which is hereby incorporated in this Specification by reference.
FIG. 2 shows a heat-dissipating device according to a second embodiment of the present invention. In FIG 2, a heat-dissipating substrate 210 is provided with an alignment cavity 230 for aligning and attaching a heat-dissipating stud 220. The heat-dissipating substrate 210 may be formed by any known method, such as, machining or stamping. The cavity 230 may be formed in substrate 210 by machining or coining/stamping. As shown in the flow chart of FIG 5, once the substrate is selected 510, the stud 220 may be attached 520 in the alignment cavity 230 by means of brazing, soldering, adhesive bonding, diffusion bonding, cold diffusion under high pressure, a thermally conductive metallic adhesive or other known attachment means. The device to be cooled (not shown) may be attached 530 to the stud 220 by means of any standard die attach method, including epoxy or eutectic die attach. This embodiment may provide for more precise alignment of the stud 220 on the substrate 210.
FIG. 3 shows a heat-dissipating device according to a third embodiment of the present invention. In FIG. 3, a heat-dissipating substrate 310 is provided of a predetermined size and material, metal, alloy or composite for precise requirements of a particular heat-dissipating application. As shown in FIG 6, after the substrate is selected 610, a layer 390 of a material selected to form a heat-dissipating stud 320 is attached 620 by any known attachment means, such as brazing, soldering, adhesive bonding, diffusion bonding, vacuum hot pressing, etc. After the layer 390 is attached, a stud 320 of a predetermined size for mating with the device to be cooled is formed 630 by machining, laser cutting, chemical etching, or other known process at a predetermined location 330 on a top surface of layer 390. After the heat-dissipating stud 320 is formed in layer 390, the device to be cooled may be attached 640. The heat-dissipating stud is shaped to fit the electronic device to be cooled.
An application of the above-described heat-dissipating assembly elements in an integrated circuit device-cooling situation will now be described with reference to FlGs. 7 and 8. The integrated circuit device 741 comprises an electrical interconnect support structure 742 made of one or more layers of relatively inexpensive dielectric material such as polyamide or other polymer dielectrics, or epoxy materials having a relatively high CTE.
The support structure 742 supports a heat-dissipating substrate 743 chosen for application specific qualities as described previously with respect to substrates 110, 210, and 310 and FlGs. 1-.
A heat-dissipating stud 745 rising from the upper surface 746 of the heat-dissipating substrate 743 supports a microchip or die 744. The heatdissipating stud 745 is manufactured separately from the heat-dissipating substrate 743 and then attached to the heat-dissipating substrate 743 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding, or with use of an adhesion layer 751 of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements. A series of wire- bonds 747 connect contact points on the die 744 to metalization 748 patterned onto the surface 749 or within the body of support structure 742.
The metalization connects to a plurality of leads 750 extending outward from the integrated circuit device 741. Heat-dissipating substrate 743 may be sized/shaped such that it may form part of the encapsulation structure, not shown.
It should be noted that in order to reduce heat-dissipating expenses in integrated circuit devices, the heat-dissipating substrate 743 may be selected from various generic materials, sizes and shapes, selected for it heat-dissipating qualities, low mass, environmental conditions resistance, price, etc. In order to distribute and reduce the mechanical stress at the junction of the various components of the device, the materials used for the support structure 742 are selected to have intermediate CTE's between the heat-dissipating substrate 743 and the metalization 748. The heat dissipating stud 745 is selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 743 and the integrated circuit die 744, along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, etc. The described embodiments may permit an end user to precisely select various features of a heat sink device to a particular application. The main body of the heat sink, or the substrate, may be of a generic size, shape and material to optimize selected features of the heat sink, such as thermal conductivity, low mass, inexpensive material, inexpensive manufacturing processes, environmental resistance, bondability, etc. While the interface; surface, or slug, may be selected of a material, size and shape or made customized to the particular application, in order to optimize selected features, such as improved CTE matching with the device to be cooled, bondability, machinability to precise tolerances, etc. ! It should be noted that the application specific shape of the heat dissipating stud might be formed before or after it is attached to the heat dissipating substrate. Also, the heat-dissipating stud may be attached to the; device to be cooled before or after it is attached to the heat-dissipating substrate. Also, although FlGs. 7-8 illustrate an integrated circuit device 744 being cooled, the present invention is just as applicable to printed circuit boards, multi-chip modules, prepackaged devices, etc. without deviating from the basic concepts of the present invention.
Embodiments one-four are also applicable in a situation in which the heatdissipating substrate may be utilized to cool more than one integrated 3 circuit, die, printed circuit assembly or components in a multi-chip module. ; Basically, more than one electronic component in an assembly may utilize a single heat-dissipating substrate with different heatdissipating studs being interposed between each electronic component to be cooled and the heat dissipating substrate.
By way of exemplary illustration only, FiG. 9 shows a heat-dissipating apparatus according to a fifth embodiment of the present invention, in which a first heat-dissipating stud 920 and a second heat-dissipating stud 930 are attached to a heat-dissipating substrate 910. Heat- dissipating studs 920 and 930 are selected or formed from similar or different materials for specific desired features, such as CTE matching with first and second die or electronic assemblies (not shown), as taught herein with respect to FlGs. 1- 8.
As shown in FIG 10, heat-dissipating apparatus 900 may be manufactured by selecting from various generic substrates of varying sizes, shapes and materials or forming a substrate 910 from a specific heat- dissipating material selected for application specific features as taught with respect to FlGs. 1-8 (1010). Heat-dissipating studs 920 and 930 may be formed of similar or different materials, selected for applications specifically desired features as taught herein with respect to FlGs. 1-8 and attached to substrate 910 (1020 and 1040). Electronic components (not shown in FIG. 9) are attached to heat-dissipating studs 920 and 930. These steps may be formed in any order and any or all of the substrate 910 or studs 920 and 930 may be generic components on hand and selected and assembled for a specific application or custom fabricated to a specific application.
It should be noted that studs 920 and 930 might be formed by similar or different methods and of similar or different materials, depending on the specific desired features or requirements of the electronic component to be attached to each stud. There may be more than two heat-dissipating studs attached between the heat-dissipating substrate 910 and individual heat- generating devices or areas of an integrated circuit or multi-chip module.
Also, heat-dissipating studs may be attached on both the top and the bottom surface of the heat-dissipating substrate, limited only by proximity, heat- dissipation requirements, size, weight and other devices in an assembly with heat dissipation requirements.
Fi G. 11 illustrates an electronic assembly 1141 comprising an electrical interconnect support structure 1124 made of one or more layers of dielectric material such as polyamide or other polymer dielectric or epoxy materials. The support structure 1142 is attached to a heat- dissipating substrate 1143 made of a heat-dissipating material chosen for application specific qualities and features as described herein with respect to FlGs. 1-8.
Two or more microchips or die 1144 and 1154 are supported by heatdissipating studs 1145 and 1155, respectively, rising from the upper surface of heat-dissipating substrate 1143. Heat-dissipating studs 1145 and 1155 may be manufactured separately from heat-dissipating substrate 1143 and attached to heat-dissipating substrate 1143 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding or by and adhesion layer (not shown) of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements. A series of wire-bonds 1147 connect contact points on the die 1144 and 1154 to metalization layer or layers 1148 patterned on the surface or within the body of support structure 1142. The moralization connects to a plurality of leads 1150 extending from the electronic assembly or multi-chip module 1141. Heat-dissipating substrate 1143 may be sized/shaped such it may form part of an encapsulation structure for the electronic assembly (not shown).
In order to reduce the cost of the electronic assembly or multi-chip module 1141, the heat dissipating substrate 1143 may be selected from various generic materials, sizes and shapes, selected for its thermal conductivity, low mass, environmental resistance, price, etc. In order to distribute and reduce the mechanical stress at the junction of the various components of the assembly, the materials used for the support structure 1142 may be selected to have intermediate CTEs between the heatdissipating substrate 1143 and the metalization layer 1148. The heatdissipating studs 1145 and 1155 may be selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 1143 and the die 1144 and 1154, along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, machinability, etc. Although this preferred embodiment of the present invention has been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope of the invention, resulting in equivalent embodiments that remain within the scope of the appended claims. For example, the generic heat-dissipating substrate may also be a heat- dissipating substrate with fins or other common heat-dissipating physical features.
The disclosures in United States patent application No. 10/427,219, from which this application claims priority, and in the abstract accompanying this application are incorporated herein by reference.

Claims (21)

  1. l. A heat sink device for dissipating heat from more than one electronic component, including: a heat-dissipating substrate selected for one or more of the following properties: size, shape, mass, cost, thermal conductivity, environmental resistance; and more than one heat-dissipated stud, wherein each heat dissipating stud is selected for its CTE and machinability properties, wherein each heat-dissipating stud is attached to the heat-dissipating substrate such that an electronic component may be attached to each heat-dissipating stud.
  2. 2. A device according to claim l, wherein the heat-dissipating substrate comprises Aluminium Silicon Carbide.
  3. 3. A device according to claim l, wherein the heat-dissipating substrate comprises a carbon-metal alloy.
  4. 4. A device according to claim l, wherein the heat-dissipating substrate comprises a ceramic.
  5. 5. A device according to any preceding claim, wherein the heatdissipating substrate includes fins.
  6. 6. A device according to any preceding claim, wherein each heatdissipating stud comprises a material with a CTE relatively close to the CTE of the electronic component to be attached to it.
  7. 7. A device according to any one of claims l to 5, wherein each heatdissipating stud comprises a material with a CTE relatively intermediate between the CTE of the electronic component to be attached to it and the heat- dissipating substrate.
  8. 8. A device according to any preceding claim, wherein each heatdissipating stud comprises a metal, a metal alloy or combinations thereof.
  9. 9. A device according to any preceding claim, wherein the heatdissipating substrate comprises one or more cavities on a first surface, wherein at least one heat-dissipating stud is attached to the heatdissipating substrate within the one or more cavities on the first surface of the heat-dissipating substrate, wherein the cavity provides an alignment means.
  10. 10. A device according to any preceding claim, wherein one or more of the each heat-dissipating studs is formed by forming a layer of application specifically selected material to a top surface of the heat-dissipating substrate and then forming one or more of the heat-dissipating studs from the application specifically selected material.
  11. 11. A device according to claim 10, wherein one or more of the heatdissipating studs is formed by machining, laser cutting or chemical etching the one or more heat-dissipating studs from the layer of application specifically selected material.
  12. 12. A method of manufacturing a heat sink device including the steps of: selecting a heat-dissipating substrate; forming more than one heat-dissipating studs, wherein each heat- dissipating stud is shaped and sized to mate with an electronic device to be cooled; and attaching the more than one heat-dissipating studs to predetermined locations on the heat-dissipating substrate.
  13. 13. A method according to claim 12, wherein the heat-dissipating substrate comprises Aluminium Silicon Carbide.
  14. 14. A method according to claim 12, wherein each of the more than one heat-dissipating studs comprises a material selected to have a relatively close CTE with the electronic device to be attached to it. !
  15. 15. A method according to claim 12, wherein each of the more than one heat-dissipating studs comprises a material selected to have an intermediate CTE between the heat-dissipating substrate and a device to be attached to it.
  16. 16. A method according to any one of claims 12 to 15, wherein the heatdissipated substrate is selected for one or more of the following qualities, thermal conductivity, environmental resistance, low mass, inexpensive price, or bondability.
  17. 17. A method according to any one of claims 12 to 16, including the step of forming one or more cavities in a top surface of the heat-dissipating substrate; wherein one or more of the two or more heat-dissipating studs is attached within the one or more cavities formed on the heatdissipating substrate.
  18. 18. A method according to any one of claims 12 to 17, wherein the heatdissipating substrate includes fins.
  19. 19. A heat-dissipating device substantially as hereinbefore described with reference to and as illustrated in the accompanying drawings.
  20. 20. A method of forming a heat-dissipating device substantially as hereinbefore described with reference to and as illustrated in the accompanying drawings.
  21. 21. A device or method according to any preceding claim, which is application specific.
GB0406231A 2003-04-30 2004-03-19 Application specific apparatus for dissipating heat Withdrawn GB2401480A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/427,219 US20040226688A1 (en) 2003-04-30 2003-04-30 Application specific apparatus for dissipating heat from multiple electronic components

Publications (2)

Publication Number Publication Date
GB0406231D0 GB0406231D0 (en) 2004-04-21
GB2401480A true GB2401480A (en) 2004-11-10

Family

ID=32176766

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0406231A Withdrawn GB2401480A (en) 2003-04-30 2004-03-19 Application specific apparatus for dissipating heat

Country Status (5)

Country Link
US (1) US20040226688A1 (en)
JP (1) JP2004336046A (en)
CN (1) CN1542952A (en)
DE (1) DE10360866A1 (en)
GB (1) GB2401480A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007045112A1 (en) * 2005-10-20 2007-04-26 Creative Led Gmbh Power housing for semiconductor chips and the arrangement thereof for heat dissipation

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050180111A1 (en) * 2004-02-18 2005-08-18 Bamesberger Brett E. Low thermal stress composite heat sink assembly
US20060221571A1 (en) * 2005-03-30 2006-10-05 Oberlin Gary E Thermal conductor and use thereof
US20100133668A1 (en) * 2008-12-02 2010-06-03 Chung Hsing Tzu Semiconductor device and manufacturing method thereof
TWI376022B (en) 2008-12-05 2012-11-01 Ind Tech Res Inst Semiconductor package structure and method of fabricating the same
CN101752328A (en) * 2008-12-18 2010-06-23 财团法人工业技术研究院 Semi-chip packaging structure and production method thereof
US8018051B2 (en) 2009-02-02 2011-09-13 Maxim Integrated Products, Inc. Thermally enhanced semiconductor package
CN105246298B (en) * 2015-10-23 2018-05-18 惠州市杰普特电子技术有限公司 Laser heat-transfer device
CN105263297B (en) * 2015-10-23 2018-06-08 惠州市杰普特电子技术有限公司 Laser heat-proof device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08111481A (en) * 1994-10-12 1996-04-30 Tokyo Tungsten Co Ltd Heat sink for semiconductor
JPH08186204A (en) * 1994-11-02 1996-07-16 Nippon Tungsten Co Ltd Heat sink and its manufacture
JP2001085580A (en) * 1999-09-14 2001-03-30 Sumitomo Metal Electronics Devices Inc Substrate for semiconductor module and production thereof

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3780795A (en) * 1972-06-19 1973-12-25 Rca Corp Multilayer heat sink
US4769744A (en) * 1983-08-04 1988-09-06 General Electric Company Semiconductor chip packages having solder layers of enhanced durability
FR2629153B1 (en) * 1988-03-22 1990-05-04 Bull Sa DEVICE FOR PRESSURE FIXING OF TWO PIECES TO ONE ANOTHER
JPH0612795B2 (en) * 1989-11-07 1994-02-16 株式会社日立製作所 Multi-chip module cooling structure
FR2659163B1 (en) * 1990-03-02 1993-09-03 Roulet Paul Antoine SHOULDER SUPPORT FOR VIOLIN.
US5208731A (en) * 1992-01-17 1993-05-04 International Electronic Research Corporation Heat dissipating assembly
US5280409A (en) * 1992-10-09 1994-01-18 Sun Microsystems, Inc. Heat sink and cover for tab integrated circuits
DE69304304T2 (en) * 1993-04-05 1997-01-02 Sgs Thomson Microelectronics Combination of an electronic semiconductor device and a heat sink
US5972737A (en) * 1993-04-14 1999-10-26 Frank J. Polese Heat-dissipating package for microcircuit devices and process for manufacture
US5886407A (en) * 1993-04-14 1999-03-23 Frank J. Polese Heat-dissipating package for microcircuit devices
US5396402A (en) * 1993-05-24 1995-03-07 Burndy Corporation Appliance for attaching heat sink to pin grid array and socket
US5594624A (en) * 1994-04-05 1997-01-14 Thermalloy, Inc. Strap spring for heat sink clip assembly
US5615735A (en) * 1994-09-29 1997-04-01 Hewlett-Packard Co. Heat sink spring clamp
US5570271A (en) * 1995-03-03 1996-10-29 Aavid Engineering, Inc. Heat sink assemblies
US5621615A (en) * 1995-03-31 1997-04-15 Hewlett-Packard Company Low cost, high thermal performance package for flip chips with low mechanical stress on chip
DE69603664T2 (en) * 1995-05-30 2000-03-16 Motorola, Inc. Hybrid multichip module and method for its manufacture
US5581441A (en) * 1995-06-07 1996-12-03 At&T Global Information Solutions Company Electrically-operated heat exchanger release mechanism
US5850691A (en) * 1995-07-20 1998-12-22 Dell Usa, L. P. Method for securing an electronic component to a pin grid array socket
US5734556A (en) * 1996-06-26 1998-03-31 Sun Microsystems, Inc. Mechanical heat sink attachment having two pin headers and a spring clip
US6395991B1 (en) * 1996-07-29 2002-05-28 International Business Machines Corporation Column grid array substrate attachment with heat sink stress relief
US5932925A (en) * 1996-09-09 1999-08-03 Intricast, Inc. Adjustable-pressure mount heatsink system
US5990552A (en) * 1997-02-07 1999-11-23 Intel Corporation Apparatus for attaching a heat sink to the back side of a flip chip package
US6118659A (en) * 1998-03-09 2000-09-12 International Business Machines Corporation Heat sink clamping spring additionally holding a ZIF socket locked
TW392869U (en) * 1998-09-04 2000-06-01 Hon Hai Prec Ind Co Ltd Heat sink for chips
JP3548444B2 (en) * 1998-12-17 2004-07-28 キヤノン株式会社 Semiconductor integrated circuit
US6198630B1 (en) * 1999-01-20 2001-03-06 Hewlett-Packard Company Method and apparatus for electrical and mechanical attachment, and electromagnetic interference and thermal management of high speed, high density VLSI modules
US6219239B1 (en) * 1999-05-26 2001-04-17 Hewlett-Packard Company EMI reduction device and assembly
US6390475B1 (en) * 1999-08-31 2002-05-21 Intel Corporation Electro-mechanical heat sink gasket for shock and vibration protection and EMI suppression on an exposed die
US6208517B1 (en) * 1999-09-10 2001-03-27 Legerity, Inc. Heat sink
US6462951B2 (en) * 2000-04-10 2002-10-08 Alcatal Canada Inc. Securing heat sinks to electronic components
US6299460B1 (en) * 2000-04-14 2001-10-09 Hewlett Packard Company Spring-loaded backing plate assembly for use with land grid array-type devices
US6496371B2 (en) * 2001-03-30 2002-12-17 Intel Corporation Heat sink mounting method and apparatus
US6518507B1 (en) * 2001-07-20 2003-02-11 Hon Hai Precision Ind. Co., Ltd. Readily attachable heat sink assembly
TW499151U (en) * 2001-07-20 2002-08-11 Foxconn Prec Components Co Ltd Buckling divide for heat sink

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08111481A (en) * 1994-10-12 1996-04-30 Tokyo Tungsten Co Ltd Heat sink for semiconductor
JPH08186204A (en) * 1994-11-02 1996-07-16 Nippon Tungsten Co Ltd Heat sink and its manufacture
JP2001085580A (en) * 1999-09-14 2001-03-30 Sumitomo Metal Electronics Devices Inc Substrate for semiconductor module and production thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007045112A1 (en) * 2005-10-20 2007-04-26 Creative Led Gmbh Power housing for semiconductor chips and the arrangement thereof for heat dissipation

Also Published As

Publication number Publication date
CN1542952A (en) 2004-11-03
GB0406231D0 (en) 2004-04-21
JP2004336046A (en) 2004-11-25
DE10360866A1 (en) 2004-11-25
US20040226688A1 (en) 2004-11-18

Similar Documents

Publication Publication Date Title
US8391011B2 (en) Cooling device
US5650662A (en) Direct bonded heat spreader
CN100359676C (en) Heat spreader with down set leg attachment feature
US20080296756A1 (en) Heat spreader compositions and materials, integrated circuitry, methods of production and uses thereof
CN111602238B (en) Substrate with radiating fin for power module and power module
US20050258550A1 (en) Circuit board and semiconductor device using the same
EP1610381B1 (en) Electronic package employing segmented connector and solder joint
US20050180111A1 (en) Low thermal stress composite heat sink assembly
CN106847781A (en) Power module package and its manufacture method
US20040226688A1 (en) Application specific apparatus for dissipating heat from multiple electronic components
US7468554B2 (en) Heat sink board and manufacturing method thereof
US20040218363A1 (en) Application specific heat-dissipating apparatus that provides electrical isolation for components
JP3669980B2 (en) MODULE STRUCTURE MANUFACTURING METHOD, CIRCUIT BOARD FIXING METHOD, AND CIRCUIT BOARD
JP4415988B2 (en) Power module, heat sink, and heat sink manufacturing method
JP2008124187A (en) Base for power module
US20040218364A1 (en) Application specific heatsink assembly
US20090027860A1 (en) Cooling device with a preformed compliant interface
US20040216864A1 (en) CTE matched application specific heat sink assembly
JP2003258167A (en) Structure
JP2004022964A (en) Al-SiC COMPOSITE BODY, HEAT SINK COMPONENT USING THE SAME, AND SEMICONDUCTOR MODULE DEVICE
JP2001298136A (en) Heat sink and wiring board with the heat sink
US6763881B1 (en) Thermally matched gradient heat sink
JP2004343035A (en) Heat radiating component, circuit board, and semiconductor device
JPH0677678A (en) Heat sink structure
JP3669981B2 (en) Method for manufacturing module structure

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)