GB2398714A - Reference voltage distribution for multiload I/O systems - Google Patents

Reference voltage distribution for multiload I/O systems Download PDF

Info

Publication number
GB2398714A
GB2398714A GB0412221A GB0412221A GB2398714A GB 2398714 A GB2398714 A GB 2398714A GB 0412221 A GB0412221 A GB 0412221A GB 0412221 A GB0412221 A GB 0412221A GB 2398714 A GB2398714 A GB 2398714A
Authority
GB
United Kingdom
Prior art keywords
reference voltage
line
driver
data
noise
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0412221A
Other versions
GB0412221D0 (en
GB2398714B (en
Inventor
Sanjay Dabral
Stephen R Mooney
Theodore Zale Schoenborn
Sam Calvin
Tim Frodsham
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/470,686 external-priority patent/US6453422B1/en
Application filed by Intel Corp filed Critical Intel Corp
Publication of GB0412221D0 publication Critical patent/GB0412221D0/en
Publication of GB2398714A publication Critical patent/GB2398714A/en
Application granted granted Critical
Publication of GB2398714B publication Critical patent/GB2398714B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/4013Management of data rate on the bus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks

Abstract

According to an embodiment of the invention a circuit that is to be coupled to a reference voltage line. The circuit includes a noise coupling circuit that is to couple noise from the circuit to reference voltage line based upon whether a driver is driving a data line. Noise is driven onto the reference voltage line for high and low signals, and substantially matches that on the data line as it is generated in the same chip. Also provided is at least one reference voltage keeper (221,226,231) to maintain the voltage on the reference line either when no data is being driven on to the data line or during a switchover between driver circuits. Can be used with CMOS circuitry.

Description

À 2398714 REFERENCE VOLTAGE DISTRIBUTION FOR MULTILOAD I/O
SYSTEMS
Field of the Invention
The present invention pertains to the field of receivers. More particularly, the present invention pertains to reference Voltaire distribution for multiload input/output (i/o) systems.
Background of the Invention
Determination of the state or logic level of a signal (high or low) in digital si,naiin requires t'.e si,,e,al to be compared to a reference state. For example, the signal can be a voltage level, and it can be compared to a reference voltage to determine if the si;,na] is high or low. Providing a reference voltage line which has a reference voltage that tracks noise in a manner similar to the data lines is helpful for achieving high data rates on today's high performance buses. Tracking allows common mode noise refection at the receiver thereby improving the noise margin. If the reference voltage and the data voltages do not track the noise in a similar manner the amount of time needed for the data signal to clearly cross the reference voltage changes. The amount of time needed for the data signal to clearly cross the reference voltage can vary - \ from one bit to another. However, the worst case time needed for the data signal to clearly cross the reference voltage is used to ensure reliable operation. When the worst case time needed for the data signal to cross the reference voltage increases, the frequency of the data signal has to decrease, making the bus operate at a relatively low data rate. Consequently, it is beneficial for the noise in the reference voltage and data lines to track each other. Tracking noise in both the reference voltage and data lines is commonly referred to as pseudo differential voltage reference (Vref) distribution.
Pseudo differential voltage reference distribution has been implemented for point-to-point complementary metal-oxide semiconductor (CMOS) systems. In point to-point complementary metal-oxide semiconductor (CMOS) systems a first chip and a second chip both generate the reference voltage(s) and distribute the reference voltage(s) among each other. Figure 1 illustrates a CMOS point-to-point network which has pseudo differential Vref distribution implemented in simultaneous bi directional signaling technology (SBD). CMOS network 100 includes chip 1 10 and ] S chip 120. Chip] 10 and chip]20 are coupled by data line] 15 and reference lines]30 and] 40. Chip] I O generates a high reference voltage (Vhigh) and a low reference voltage (Vlow) which are driven unto reference lines 130 and 140, respectively. Chip also generates a Vhigh and Vlow which are driven unto reference lines 130 and 140. Since both chips 1 10 and 120 continuously and simultaneously generate and distribute the reference voltages the reference voltages are generally well defined at all times.
Chip I] 0 includes driver I] 2, input line 1 1 1 multiplexer] ] 3, receiver 1] 4 and high voltage reference driver (high vref driver) 142, and low voltage reference driver (low vref driver) 144. Chip 120 includes driver 122, input line 121, multiplexer 123, receiver] 24 and high voltage reference driver (high vref driver) 146, and low voltage reference driver (low vref driver) ]46. Driver 1 12 drives a data signal received on input line] ] ] onto line 115. While driver 1]2 is driving the data signal onto line 1 15, reference voltage generators] 42 and] 44 are applyin;, Vhigh and Vlow onto dines] 30 and]40 and reference voltage generators 146 and 148 are also applying Vhigh and Vlow onto lines]30 and]40. In addition to driving the data signal onto line 1]5, driver 112 also couples noise to line 115. By generating Vhigh and Vlow at; both chip 110 and 120 and applying Vhigh and Vlow to lines 130 and 14O, noise in each chip is also coupled to the reference voltage lines 130 and 140.
Since the output impedance of drivers 142 and 146 matches the impedance c of the drivers 112 and 122 and the lengths of lines 130 and 140 match the length of line 115 noise couples to lines 130, 140, and 115 substantially c equally helping noise tracking and rejection at receivers 114 and 124.
Receiver 124 receives the signal on line 115 and the output of multiplexer 123. Multiplexer 123 either outputs Vhigh or Vlow depending on whether the outbound signal driven is high or low. Receiver compares the signal received on line 115 with the output multiplexer 123 and outputs a signal indicative of the logic level or state of the signal on line 115. Since noise in line 115 substantially tracks the noise in lines 130 and 140, the common mode noise can be rejected at the receiver, improving performance.
Receiver 114 operates in a manner similar to receiver 124 and need not be described in greater detail here. While only one data line is shown in network 100, generally multiple data bits share a common Vref pair.
There are other bus technologies besides CMOS SBD technology, each of which has its advantages and which would benefit from pseudo c differential voltage reference distribution. Examples of alternative bus technologies include: unidirectional, multi-load CMOS, or multi-load open - drain (Gunning transistor logic (GTL)) signaling systems. Since tracking noise in both the reference voltage and data lines and minimizing drift in the reference voltage line(s) may have a beneficial effect on performance and noise margin, it is desirable to give the benefits of pseudo differential voltage reference distribution to unl-directional, multi-load CMOS, or Gunning transistor logic (GTL) signaling systems.
Summary of the Invention
According to the present invention there is provided a system, comprising: a bus including at least a first data line and a first reference voltage line; a first circuit including a first data driver and a first noise coupling circuit, the first noise coupling circuit to couple noise from the first circuit to the first reference voltage line concurrently with the first driver driving the data line; a second data line including a second driver and a second noise coupling circuit, the second noise coupling circuit to couple noise from the second circuit to the first reference voltage line concurrently with the second drive driving the data line; and a reference voltage keeper to maintain a reference voltage on the i reference voltage line during master changeover.
Brief Description of the Drawings
The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings in which: Figure 1 illustrates a CMOS point-to-point network which has pseudo differential Vref distribution; Figure 2 illustrates a multi-load CMOS network for one embodiment in accordance with the present invention; Figure 3 illustrates a multi-load parallel terminated network for one embodiment in accordance with the present invention; Figure 4 illustrates a multi-load parallel terminated network for an alternative embodiment in accordance with the present invention; and Figure 5 illustrates a multi-load parallel terminated network for yet another embodiment in accordance with the present invention.
Figure 6 illustrates a multi-load parallel terminated network for an alternative embodiment in accordance with the present invention; and Figure 7 illustrates a multi-Joad parallel terminated network for yet another embodiment in accordance with the present invention.
Detailed Description
A method and apparatus for generating reference voltages and detecting signal levels is described. In the following: description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention may be practiced in any type of bus, especially digital buses, without these specific details. In other instances well known operations, functions and devices are not shown in order to avoid obscuring the invention. Repeated usage of the phrases "in one embodiment," "in an embodiment," "an alternative embodiment," or "an alternate embodiment" does not necessarily refer to the same embodiment, although it may.
-
Figure 2 illustrates a multi-load CMOS network for one embodiment in accordance with the present invention. Network 200 includes three separate integrated circuit 250, 260, and 270, each of which has a data driver, a receiver, a reference voltage driver, and a reference keeper. Integrated circuit 250 includes data driver 205, receiver 235, reference voltage driver 220, and reference keeper 221. Integrated circuit 260 includes data driver 2] 0, receiver 240, reference voltage driver 225, and reference keeper 226. Integrated circuit 270 includes data driver 215, receiver 245, reference voltage driver 230, and reference keeper 231. Data driver 205 and reference voltage driver 220 are grouped together as a pair, and data driver 210 and reference voltage ] O driver 225 are grouped together as a pair. Also, data driver 215 and reference voltage driver 230 are grouped together as a pair. When the data driver of a pair drives data line 201 the reference voltage driver ofthe pair also drives reference voltage line 202.
For example, data driver 205 and reference voltage driver 220 drive lines 201 and 202, respectively, at the same time.
While the data driver of a chip/pair is driving the data line, the data driver allows noise to couple to the data line. The noise will affect the logic and voltage levels on the data line. Similarly, the reference voltage driver of the pair also permits noise to be coupled to the reference voltage line. Consequently, the noise on reference voltage line 202 substantially tracks the noise on data line 201. The tracking of the noise on lines 20] and 202 helps maintain the margins between the data line and the reference voltage line, allowing better timing and noise margin for some embodiments in accordance with the present invention.
In addition to tracking noise on the data line, it is desirable for the reference voltage line to maintain a predetermined reference voltage level. For one embodiment in accordance with the present invention, reference keepers 221, 226, and 231 drive reference line 202 so as to maintain a predetermined reference Voltaire level. Reference keepers 221, 276, 231 prevent line 202 from drifting when none of drivers 220-230 are driving reference line 202 or when there is a changeover from one driver to another driver. Changeover form one driver to another driver is also referred to as master changeover. For one embodiment in accordance with the present invention, the reference keeper is a high impedance leaker which is sufficient to maintain reference voltages during changeover. For some embodiments, the reference voltage line(s) can be left floating for a few bus cycles because there is only a small leakage current during changeover. By maintaining the reference voltages even during changeover the benefits of pseudo differential voltage reference distribution can be realized in embodiments with multi-load networks.
While the above description of network 200 only included one data line and one reference voltage line, it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line to reference ] 0 voltage line ratios. For example, alternative embodiments may have two or more data lines for each reference voltage line. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data line(s) and the reference voltage line(s).
For alternative embodiments, only one of the integrated circuits or discrete element circuits may have a reference keeper to maintain the reference voltage on the reference voltage line. Yet other alternative embodiments may have at least one external reference keeper which is separate from the integrated circuits or discrete element circuits. The external reference keeper is coupled to the reference voltage line and continuously drives the reference voltage line. Yet other alternative embodiments may have no external reference keeper. Rather, a reference keeper in an integrated circuit or a discrete element circuit will drive the reference line within a predetermined period of time after all drivers or bus agents stop driving the data line(s).
The above described changeover for CMOS systems for one embodiment according to the present invention. Parallel terminated networks such as open drain networks or Gunning transistor logic (GTL) networks present another issue. A parallel terminated network has resistors at each end of a reference voltage line and resistors at each end of the data line. In the case of the reference voltage line, the termination resistors serve the purpose of absorbing a bounce in the reference voltage signal to present reflections when the bounce reaches the end of the reference voltage line. In the case of the data line, the data line termination resistors serve the purpose of absorbing a signal that travels down the data dine to prevent reflections. A parallel terminated network is preferable to a series terminated network because the intended logic level of a data signal is communicated to all receivers along the data line during the first pass of the signal down the line. In a series terminated network, on the other i hand, the data signal has to travel to the end of the line and reflect back before a receiver along the dine definitively reco;,nizes the signal as being, above the reference voltage Unfortunately, the driver resistors can produce problems with unequal noise coupling to the data lines and the reference voltage line(s), creating problems with the margin between the data lines and the reference voltages. Part of the problem is due to ] 0 the fact that these networks typically operate with a large pal] down driver and a weak pull up driver, unlike the CMOS buffers where the drivers are substantially equa].
Therefore, for one embodiment in accordance with the present invention, a parallel terminated bus driver's pull-up impedance (Rup) should be substantially equal to the driver's pull-down impedance (Rdn).
Figure 3 illustrates a parallel terminated network for an embodiment in accordance with the present invention. Network 300 can be implemented with G11 technology. However, other bus technologies suitable for parallel terminated networks may also be used. Network 300 includes three separate integrated circuits 350, 360, and 3 70, each of which has a data driver, a receiver, and a reference voltage driver.
Integrated circuit 350 includes data driver 305, receiver 33S, and reference voltage driver 320. Integrated circuit 360 includes data driver 3] 0, receiver 34O, and reference volta he driver 325. Integrated circuit 370 includes data driver 31,. receiver 345, and reference voltage driver 330. Data driver 305 and reference voltage driver 320 are grouped together as a pair, and data driver 310 and reference voltage driver 325 are grouped together as a pair. Also, data driver 3] 5 and reference voltage driver 330 are grouped together as a pair. Network 300 also includes data line 301, reference voltage line 302, reference line termination 307-308, and data line termination resistors 303 304. When the data driver of a pair drives data line 301 the reference voltage driver of the pair also drives reference voltage line 302 with a reference voltage. The reference voltage driver of the pair also behaves as a noise coupling circuit by coupling noise in the integrated circuit to the reference voltage line.
While the above description of network 300 only included one data line and one reference voltage line, it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line and reference voltage line ratios. For example, alternative embodiments may have two or more data dines for each reference voltage dine. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data ]ine(s) and the reference voltage line(s).
Data driver 305 and reference driver 320 are paired together and drive lines 301 and 302, respectively, at the same time. According to one embodiment of the present invention, when a pair of a data driver and a reference voltage driver are driving lines 301 and 302, the remaining pairs do not drive the lines. A signal applied by a data driver onto dine 301 travels the length of line 301. However, resistances 303 and 304 at the ends of the data line serve the purpose of absorbing a signal that travels down the data line to prevent reflections. Similarly, resistances 307-308 serve the same purpose of absorbing a noise bounce in the voltage reference signal on line 302, but they also allow the voltage reference line to be matched to the data line. Due to these termination resistances, network 300 is preferable to a series terminated network because the intended logic level of a data signal is communicated to all receivers along the data line during the first pass of the signal down the line. In a series terminated network, on the other hand, the data signal has to travel to the end of the line and reflect back before a receiver along the line definitively recognized the signal as being above the reference voltage.
Receivers 333-345 compare the signal on lines 302 and 301 and generate a signal indicative ofthe logic level ofthe signal on line 301. The ability of receivers to properly decode the signal depends on network 300 providing a predetermined reference voltage (Vref) on dine 302 as well as a common mode noise tracking between the reference voltage line and the data line. When Vref drifts or the lines 301 and 302 do not respond similarly to noise the timing at the receivers 335-345 can affect performance on the bus.
For one embodiment in accordance with the present invention, the reference voltage line is substantially similar to the data line so that noise couples substantially equally and in a similar manner to both lines. When the lines are substantially similar, the noise that couples to the reference line is substantially in phase with and has substantially equal magnitude to the noise on the data line. When the noise on two lines is substantially equal in phase and magnitude, a predetermined margin between the data signal and the reference voltage can be maintained more easily which may lead to better signal recovery and improved performance, such as higher data rates on the data lines.
For the reference voltage and data lines to be substantially similar, in one embodiment the lines have substantially equivalent lengths and impedances.
Furthermore, the termination resistors on each of the lines have substantially equivalent values. Also the data drivers and the reference voltage drivers have substantially equivalent impedances. Consequently, the material, length, and cross-sections, amon' other characteristics of lines 301 and 302 are substantially similar in one embodiment.
Resistors 303 and 304 have substantially the same resistance, Rtt, as resistors 307 and 308. The impedance of each of reference voltage drivers 320-330 is substantially equal to the impedance of each of data drivers 305-315. For example, data drivers 305-315 have a pull-up impedance equal to Rup' (not shown) when a risin;, signal is being driven onto line 301 and a pull- down impedance equal to Rdn' (not shown) when a falling edge signal is being driven onto line 301. typically, CMOS drivers and drivers used in G1 L implementations do not have equivalent pull-up and pull-down impedances. Typical GIL implementation may only have a pull-down impedance because the driver only performs pull-down of a data line. However, drivers 305-315, in one embodiment, have substantially equal pull-up impedances, Rup', and pull-down impedances, Rdn'. Thus, the parallel combination of Rup" and Rdn" of each of drivers 320-330, in one embodiment, should be substantially equal to Rup' or Rdn' of drivers 305-3]5. For example Rup" 32] in parallel with Rdn" 392 should tee substantially equal to Rup' or Rdn'. The relationship between Rup" and Rdn" and Rup' and Rdn' is described by the following expression: / ' Rup"|| Rdn" Rup' or Rdn' Furthermore, the relationship between the reference voltage, the resistances of a reference voltage driver and the reference termination resistors is described by the following expression: Vref Vtt* Rdn"/(Rdn"+(Rup"||Rtt||Rtt)), where Vtt is the voltage applied to the reference line termination resistors.
When a data driver and its associated reference voltage driver stop driving data line 30] and reference line 302, respectively, so that the next data and reference driver pair and can start driving data line 301 and reference line 302, respectively, reference ] O voltage line 302 will float through unknown states as its voltage travels up towards Vtt and wild encounter transients as the reference voltage driver formerly driving the bus releases the bus so that the next reference voltage driver can drive the bus. This may cause serious problems with the bus as signal logic levels can change leading to incorrect actions. It is helpful to avoiding Vref drift. In an alternative embodiment in accordance with the present invention, Vref does not drift substantially towards Vtt during changeover from one reference voltage driver to another reference voltage driver.
For example, Figure 4 illustrates a parallel terminated network in accordance with an alternative embodiment of the present invention. Network 400 includes three separate integrated circuits 450,460, and 470, each of which has a data driver, a receiver, and a reference voltage driver. Integrated circuit 450 includes data driver 405, receiver 435, and reference voltage driver 420. Integrated circuit 460 includes data driver 4] 0, receiver 440, and reference voltage driver 425. Integrated circuit 470 includes data driver 4] 5, receiver 445, and reference voltage driver 430. Data driver 405 and reference voltage driver 420 are grouped together as a pair, and data driver 410 and reference voltage driver 425 are grouped together as a pair. Also, data driver 4] and reference voltage driver 430 are grouped together as a pair. Network 400 also includes data line 401, reference voltage line 402, reference line termination up
-
resistors 407u-408u, reference line termination down resistors 407d-40gd, and data line termination up resistors 403-404. When the data driver of a pair drives data line 401 the reference voltage driver of the pair also drives reference voltage line 402 with a reference N'oltage. The reference voltage driver of the pair also behaves as a noise coupling circuit by coupling noise in the integrated circuit to the reference voltage line.
While the above description of networI; 400 only included one data line and one reference voltage line. it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line and reference 'oltage line ratios. For example, altemati'e embodiments may ha'e two or more data ] O lines for each reference voltage line. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data line(s) and the reference voltage line(s).
The three pairs of a data driver and a reference voltage driver operate in a manner similar to the driver pairs described in connection faith network 31)()- and their operation need not be described further, here. According to one embodiment of the present invention, when a pair of a data driver and a reference voltage drifter are drilling lines 4() 1 and 4()2.
the remaining pairs do not drive the lines. In an alternative embodiment of the present invention, the two pairs may drives the lines simultaneously. A signal applied by a data driver onto line 401 travels the length of line 401. However, resistors 403 and 404 at the ends of the data line serve the purpose of absorbing a signal that travels down the data line to prevent reflections. Similarly, resistors 407u, 407d, 408u, and 40Sd serve the purpose of absorbing a noise bounce in the voltage reference signal on line 402 when the bounce reaches the end of a voltage reference line, in order to prevent reflections. Network 400 is preferable to a series terminated network because the intended logic level of a data signal is communicated to all receivers along the data line during the first pass of the signal down the data line.
Receivers 435-445 compare the signal on lines 402 and 401 and generate a signal indicative of the logic level of the signal on line 401. The ability of receivers to properly decode the signal depends on network 400 providing a predetermined reference voltage (Vref) on line 402 as well as common mode noise tracking between the data line and the reference voltage line. When Vref drifts or the lines 401 and 402 do not respond similarly to noise the timing at the receivers 43545 can affect performance on the bus.
For one embodiment in accordance with the present invention, the reference voltage line is substantially similar to the data line so that noise couples substantially equally and in a similar manner to both lines. When the lines are substantially similar, the noise that couples to the reference line has a phase and magnitude that is substantially equal to that of the noise on the data line. When the noise on the two lines is in phase, a predetermined margin between the data signal and the reference voltage can be maintained more easily which may lead to better signal recovery and improved performance, such as higher data rates on the lines.
For the lines to be substantially similar, in one embodiment the lines have substantially equivalent lengths and impedances, corresponding termination resistors with substantially equivalent values, and corresponding drivers attached to the lines with substantially equivalent impedances. Consequently, the material, length and cross sections, among other characteristics of lines 401 and 402 are substantially similar in one embodiment. Resistor 403 has substantially the same resistance Rtt, as resistors 4()7u and 407d in parallel. Sirnilar]y, resistor 404 has substantially the same resistance, Rtt, as : resistors 408u and 408d in parallel. The relationship between the termination resistors on lines 401 and 402 is described by the following expression: Rttup|| Rndn Rtt The impedance of each of reference!oltate dnyers 47()-430 is substantially eyua' to the impedance of each of data drivers 405-415. For example, data drivers 405-415 have a pull-up impedance equal to Rup' when a rising edge signal is being driven onto line 4() 1 and a pull-down impedance equal to Rdn' when a falling edge signal is being driven onto line 401. In one embodiment, Rup' is equal to Rdn'. Thus. the parallel combination of Rup" and Rdn" of each of drivers 42()-430. in one embodiment, should be substantially equal to Rup' or Rdn' of drivers 405-415 For example, Rup" 42] in parallel with Rdn" 422 should be substantially equal to Rup'or Rdn'. The relationship between Rup" and Rdn", on the one hand, and Rup' and Rdn'. on the other hand. is described by the following expression: Rup"|| Rdn"- Rup'or Rdn' Also' the reference voltage at the output of a reference voltage driver is related to the voltage supplied to the reference voltage driver Rup", and Rdn" is described by the following equation: Vtt* Rdn"/(Rup"+ Rdn") Vref Additionally, the value ofthe reference voltage on line 402 is related to the voltage (Vtt) applied to resistors 407u and 40Su as described by the following expression: (Vtt* Rtidn) / (Rttup + Rttdn) Vref It should be appreciated that when none of the reference voltage drivers are driving ] O line 402, line 402 will remain at Vref because of the voltage generated due to resistor pair 407u and 407d, and resistor pair 408u and 408d. While in one embodiment there is current flow through termination resistors in an alternate embodiment of the present invention there is less current flow through the termination resistors. In line 402 there is insubstantial DC current flowbecause the on-chip Vref generator and the termination resistor pair are all set to Vref. Therefore, if a Vref generator is switched off the Vref remains at the same DC level and does not drift.
For example, Figure illustrates a parallel terminated network for an alternative embodiment in accordance with the present invention. Network 500 includes three separate integrated circuits 550, 560, and 570, each of which has a data driver, a receiver, and a reference voltage driver. Network 500 includes data drivers 505, 5 l O. and 5 I 5, reference voltage drivers 520-530, data line 501, reference voltage line (reference line) 502, data line termination resistors 503 and 504, reference line termination resistors 507 and 508, and receivers 535-545. Network 500 operates and is made in a manner similar to network 400 and need not be described in greater detail, here. The reference voltage drivers behave as a noise coupling circuit by coupling noise in an integrated circuit to the reference voltage line Salient differences between network 500 and network 400 will now be described. For example, instead of applying a voltage greater than the reference voltage, Vref, to a termination resistor on line 502, a voltage substantial equal to Vref is ) applied to the termination resistors. By applying a voltage substantially equal to Vref to the termination resistors, line 502 will remain at Vref when none of the reference voltage drivers are driving line 502, providing a stable Vref. This may help where there are no drivers driving, or there is a master changeover. Additionally, there will be insubstantial DC current flow through the termination resistors, providing Vref in a relatively efficient manner.
While the above description of network 500 only included one data line and one reference voltage line, it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line to reference ] O voltage line ratios. For example, alternative embodiments may have two or more data lines for each reference voltage line. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data line(s) and the reference voltage line(s).
Figure 6 illustrates a parallel terminated network for an alternative embodiment in accordance with the present invention. Network 600 includes three separate integrated circuits 650, 660, and 670, each of which has a data driver, a receiver, and a noise coupling circuit. Network 600 includes data drivers 605, 610, and 615, noise coupling circuits 620-630, data line 601, reference voltage line (reference line) 602, data line termination resistors 603 and 604, reference line termination resistors 607 and 608 and receivers 635-545. Network 600 operates and is made in a manner similar to network 500 and need not be described in greater detail, here.
Salient differences between network 600 and network 500 will now be described. For example, instead of having reference voltage drivers that generate a reference voltage and couple noise from each integrated circuit to the reference voltage line, network 600 includes noise coupling circuits that couple noise to the reference voltage line from the integrated circuits that are driving the data line.
Noise coupling circuit 620 includes a resistor Rdn" 622 which substantially matches Rup' and Rdn' of driver 605. Circuit 620 includes a capacitor 671 which couples Rdn" 622 to reference line 602. The noise in circuit 620 is coupled to reference line 602 when switch 623 is closed and driver 605 is driving data line 60]. To allow good noise rejection in the bus, the capacitor needs to be sized such that it allows the lowest frequency noise of interest to couple through. Noise coupling circuits 625 and 630 operate in a similar manner to circuit 620 and need not be described in greater detail.
The reference voltage is supplied to reference line 602 by applying a voltage substantially equal to Vref to the termination resistors. Line 602 wild substantially remain at Vref due to the voltage applied to the termination resistors but will also reflect the noise in each of the integrated circuits 65O, 66O, and 670 when the noise circuits 620, 625, and 630, respectively, couple the noise of each integrated circuit to reference line 602.
While the above description of network 600 only included one data line and one reference voltage line, it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line and reference voltage line ratios. For example' alternative embodiments may have two or more data lines for each reference voltage line. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data line(s) and the reference voltage line(s).
Figure 7 illustrates a parallel terminated network for an alternative embodiment in accordance with the present invention. Network 700 includes three separate integrated circuits 750, 760, and 770, each of which has a data driver, a receiver, and a noise coupling circuit. Network 700 includes data drivers 705, 710, and 715, noise coupling circuits 720-730, data line 701, reference voltage line (reference line) 702. data line termination resistors 703 and 704, reference line termination resistors 707 and 708, and receivers 735-745. Network 700 operates and is made in a manner similar to network 600 and need not be described in greater detail. here.
Salient differences between network 700 and network 600 will now be described. For example, instead of placing a resistor and switch in the noise coupling circuit which substantially matches Rup' and Rdn' of the data driver. the noise couplings circuit includes a driver that is substantially similar to the data driver but which is always driven with a constant (high or low) input such that the driver is consistently pulling one end of the capacitor towards (high or low) rail with an impedance matching the data driver impedance. Since the driver in the noise coupling circuit is made to be substantially similar to the data driver it substantially has the same impedance as Rep' or Rdn' of the data driver. Consequently, noise couples in a substantially similar manner to both the data line and the reference voltage line. Noise coupling circuit 720 includes a driver 722 which has a driver impedance that substantially matches Rup' and Rdn' of driver 705. Circuit 720 includes a capacitor 72] which couples driver 722 to reference line 702. The noise in circuit 720 is coupled to reference line 702 when driver 705 is driving data line 70]. When driver 705 is not driving data line 70] ] O driver722 is tri-stated such that it does not couple noise through capacitor 721 to line 702. Noise coupling circuits 725 and 730 operate in a similar manner to circuit 720 and need not be described in greater detail.
The reference voltage is supplied to reference line 702 by applying a voltage substantially equal to Vref to the termination resistors. Line 702 will substantially remain at Vref due to the voltage applied to the termination resistors but will also reflect the noise in each of the integrated circuits 750, 760, and 770 when the noise circuits 720, 725, and 730, respectively, couple the noise of each integrated circuit to reference line 702.
While the above description of network 700 only included one data line and one reference voltage line, it should be appreciated that the scope and spirit of the present invention encompass alternative embodiments having different data line and reference voltage line ratios. For example, alternative embodiments may have two or more data lines for each reference voltage line. Additionally, alternative embodiments may have conventional discrete element circuits instead of integrated circuits coupled to the data line(s) and the reference voltage line(s).
Given the above description of networks 600 and 700 it should be appreciated that other networks herein may benefit from the noise coupling features of these networks. With regards to network 200 of Figure 2 it should be appreciated that for an alternative embodiment, some of the Vref drivers can be replaced by either the noise coupling circuits of network 600 of Figure 6 or the noise coupling circuits of networl; 700 of Figure 7. For example, driver 22Q can be replaced by either noise coupling circuit 620 or noise coupling circuit 720. With regards to network 400 of Figure 4 it should be appreciated that for an alternative embodiment, the Vref drivers can be replaced bet either the noise coupling circuits of networl; 600 or the noise coupling circuits of networl; 700. For example, driver 420 can be replaced by noise coupling circuit 620 or noise coupling circuit 720. With regards to networl; 5()0 of Figure 4 it should be appreciated that for an alternative embodiment, the Vref drivers can be replaced by either the noise coupling circuits of network fi()O or the noise coupling circuits of network 7()0.
For example, driver 520 can be replaced by noise coupling circuit 62() or noise coupling ]0 circuit 720.
Noise coupling circuits are defined herein to cover both the Vref drivers of Figures 2, 3, 4, and 5, which couple noise as well as generate reference voltages. and the noise coupling circuits which substantially only' couple noise.
Thus, a method and apparatus for generating reference voltages has been described. Although the present invention has been described with reference IO specific exemplar,' embodiments it will be appreciated bit one of ordinary skill in the art that various modifications and changes malt be made to these embodiments without departin' from the broader spirit and scope of the invention as set forth in the claims. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense. ! )

Claims (5)

  1. A system, comprising: a bus including at least a first data line and a first reference voltage line; a first circuit including a first data driver and a first noise coupling circuit, the first noise coupling circuit to couple noise from the first circuit to the first reference voltage line concurrently with the first driver driving the data line; a second data line including a second driver and a second noise coupling circuit, the second noise coupling circuit to couple noise from the second circuit to the first reference voltage line concurrently with the second drive driving the data line; and a reference voltage keeper to maintain a reference voltage on the reference voltage line during master changeover.
  2. 2. The system in accordance with claim 1, wherein: À an impedance of the first noise coupling circuit substantially matches an impedance of the first driver.
  3. 3. The system in accordance with claim 1, wherein: a pull-up impedance of the first driver substantially matches a pull- down impedance of the first driver.
  4. 4. The system in accordance with claim 1, wherein the bus is one of a GTL and OTT bus.
  5. 5. The system in accordance with claim 4, wherein a reference voltage on the reference voltage line is responsive to the first and second noise coupling circuits to transition up and down responsive to the noise.
GB0412221A 1999-12-23 2000-11-07 Reference voltage distribution for multiload I/O systems Expired - Fee Related GB2398714B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/470,686 US6453422B1 (en) 1999-12-23 1999-12-23 Reference voltage distribution for multiload i/o systems
GB0213018A GB2373152B (en) 1999-12-23 2000-11-07 Reference voltage distribution for multiload I/O systems

Publications (3)

Publication Number Publication Date
GB0412221D0 GB0412221D0 (en) 2004-07-07
GB2398714A true GB2398714A (en) 2004-08-25
GB2398714B GB2398714B (en) 2005-01-19

Family

ID=32827025

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0412221A Expired - Fee Related GB2398714B (en) 1999-12-23 2000-11-07 Reference voltage distribution for multiload I/O systems

Country Status (1)

Country Link
GB (1) GB2398714B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1014582A1 (en) * 1998-12-09 2000-06-28 Nortel Networks Corporation Digital signal transmitter and receiver using source based reference logic levels

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1014582A1 (en) * 1998-12-09 2000-06-28 Nortel Networks Corporation Digital signal transmitter and receiver using source based reference logic levels

Also Published As

Publication number Publication date
GB0412221D0 (en) 2004-07-07
GB2398714B (en) 2005-01-19

Similar Documents

Publication Publication Date Title
US7750666B2 (en) Reduced power differential type termination circuit
US6744287B2 (en) Slew rate control circuit
US6453422B1 (en) Reference voltage distribution for multiload i/o systems
US7072415B2 (en) Method and apparatus for generating multi-level reference voltage in systems using equalization or crosstalk cancellation
US6791356B2 (en) Bidirectional port with clock channel used for synchronization
KR100606215B1 (en) High speed signaling for interfacing vlsi cmos circuits
US7230449B2 (en) Data receiver with a programmable reference voltage to optimize timing jitter
US9338036B2 (en) Data-driven charge-pump transmitter for differential signaling
US9071244B2 (en) Ground referenced single-ended signaling
US7135884B1 (en) Voltage mode transceiver having programmable voltage swing and external reference-based calibration
CN100452787C (en) High speed signaling for interfacing VLSI CMOS circuits
JPH1032483A (en) Integrated circuit dc separation device and method therefor
US7822890B2 (en) Bidirectional data repeater switch
JPH1093414A (en) Interface circuit and signal transmission method
US20200382121A1 (en) Transmitter for transmitting multi-bit data
US20020113622A1 (en) Spatially filtered data bus drivers and receivers and method of operating same
US6278312B1 (en) Method and apparatus for generating a reference voltage signal derived from complementary signals
US6604206B2 (en) Reduced GMII with internal timing compensation
US20020190747A1 (en) Method and apparatus for non-linear termination of a transmission line
GB2398714A (en) Reference voltage distribution for multiload I/O systems
US6930513B2 (en) Simultaneous bi-directional signal transmission system and semiconductor device therefor
EP1530821B1 (en) Controlled frequency signals
US6859066B1 (en) Bank-based input/output buffers with multiple reference voltages
US6229380B1 (en) Output buffer switching circuit
US6628721B1 (en) Simplified differential signaling

Legal Events

Date Code Title Description
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1063885

Country of ref document: HK

REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1063885

Country of ref document: HK

PCNP Patent ceased through non-payment of renewal fee

Effective date: 20181107